Welcome to mirror list, hosted at ThFree Co, Russian Federation.

cygwin.com/git/newlib-cygwin.git - Unnamed repository; edit this file 'description' to name the repository.
summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
Diffstat (limited to 'include/opcode')
-rw-r--r--include/opcode/ChangeLog4
-rw-r--r--include/opcode/mips.h7
2 files changed, 7 insertions, 4 deletions
diff --git a/include/opcode/ChangeLog b/include/opcode/ChangeLog
index e1a3b2966..dc1b204a9 100644
--- a/include/opcode/ChangeLog
+++ b/include/opcode/ChangeLog
@@ -1,3 +1,7 @@
+2000-12-12 Nick Clifton <nickc@redhat.com>
+
+ * mips.h: Fix formatting.
+
2000-12-01 Chris Demetriou <cgd@sibyte.com>
mips.h (OP_MASK_SYSCALL, OP_SH_SYSCALL): Delete.
diff --git a/include/opcode/mips.h b/include/opcode/mips.h
index af6c66c19..c493d08dc 100644
--- a/include/opcode/mips.h
+++ b/include/opcode/mips.h
@@ -133,7 +133,6 @@ Software Foundation, 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA. *
#define OP_SH_CODE19 6 /* 19 bit wait code. */
#define OP_MASK_CODE19 0x7ffff
-
/* This structure holds information for a particular instruction. */
struct mips_opcode
@@ -322,11 +321,11 @@ struct mips_opcode
/* LSI R4010 instruction. */
#define INSN_4010 0x00020000
/* NEC VR4100 instruction. */
-#define INSN_4100 0x00040000
+#define INSN_4100 0x00040000
/* Toshiba R3900 instruction. */
-#define INSN_3900 0x00080000
+#define INSN_3900 0x00080000
/* 32-bit code running on a ISA3+ CPU. */
-#define INSN_GP32 0x00100000
+#define INSN_GP32 0x00100000
/* MIPS ISA defines, use instead of hardcoding ISA level. */