diff options
Diffstat (limited to 'libgloss/bfin/include/sys/anomaly_macros_rtl.h')
-rw-r--r-- | libgloss/bfin/include/sys/anomaly_macros_rtl.h | 483 |
1 files changed, 33 insertions, 450 deletions
diff --git a/libgloss/bfin/include/sys/anomaly_macros_rtl.h b/libgloss/bfin/include/sys/anomaly_macros_rtl.h index f6c667afd..b5110f09d 100644 --- a/libgloss/bfin/include/sys/anomaly_macros_rtl.h +++ b/libgloss/bfin/include/sys/anomaly_macros_rtl.h @@ -14,7 +14,7 @@ * * anomaly_macros_rtl.h : $Revision$ * - * (c) Copyright 2005-2009 Analog Devices, Inc. All rights reserved. + * (c) Copyright 2005-2011 Analog Devices, Inc. All rights reserved. * * This file defines macros used within the run-time libraries to enable * certain anomaly workarounds for the appropriate chips and silicon @@ -33,7 +33,6 @@ #ifdef _MISRA_RULES #pragma diag(push) #pragma diag(suppress:misra_rule_2_4:"Assembly code in comment used to illustrate anomalous behaviour") -#pragma diag(suppress:misra_rule_19_4:"The definition of WA_05000204_CHECK_AVOID_FOR_REV cannot be parenthasised as it would fail when used in assembly library code.") #endif /* _MISRA_RULES */ #if !defined(__SILICON_REVISION__) @@ -41,308 +40,6 @@ #endif -/* 05-00-0096 - PREFETCH, FLUSH, and FLUSHINV must be followed by a CSYNC -** -** ADSP-BF531/2/3 - revs 0.0-0.1, -** ADSP-BF561 - revs 0.0-0.1 (not supported in VDSP++ 4.0) -** -*/ -#define WA_05000096 \ - ((defined(__ADSPBF531__) || \ - defined(__ADSPBF532__) || \ - defined(__ADSPBF533__) || \ - defined(__ADSPBF561__)) && \ - ((defined(__SILICON_REVISION__) && \ - (__SILICON_REVISION__ == 0xffff || __SILICON_REVISION__ <= 0x1)) || \ - defined(__FORCE_LEGACY_WORKAROUNDS__))) - - -/* 05-00-0109 - Reserved bits in SYSCFG register not set at power on -** -** ADSP-BF531/2/3 - revs 0.0-0.2 (fixed 0.3) -** ADSP-BF561 - revs 0.0-0.2 (fixed 0.3. 0.0, 0.1 not supported in VDSP++ 4.0) -** -** Changes to start code. -*/ -#define WA_05000109 \ - ((defined(__ADSPBF531__) || \ - defined(__ADSPBF532__) || \ - defined(__ADSPBF533__) || \ - defined(__ADSPBF561__)) && \ - ((defined(__SILICON_REVISION__) && \ - (__SILICON_REVISION__ == 0xffff || __SILICON_REVISION__ <= 0x2)) || \ - defined(__FORCE_LEGACY_WORKAROUNDS__))) - - -/* 05-00-0123 - DTEST_COMMAND initiated memory access may be incorrect if -** data cache or DMA is active. -** -** ADSP-BF531/2/3 - revs 0.1-0.2 (fixed 0.3) -** ADSP-BF561 - revs 0.0-0.2 (0.0 and 0.1 not supported in VDSP++ 4.0) -*/ -#define WA_05000123 \ - ((defined(__ADSPBF531__) || \ - defined(__ADSPBF532__) || \ - defined(__ADSPBF533__) || \ - defined(__ADSPBF561__)) && \ - ((defined(__SILICON_REVISION__) && \ - (__SILICON_REVISION__ == 0xffff || __SILICON_REVISION__ <= 0x2)) || \ - defined(__FORCE_LEGACY_WORKAROUNDS__))) - - -/* 05-00-0125 - Erroneous exception when enabling cache -** -** ADSP-BF531/2/3 - revs 0.1-0.2 (fixed 0.3) -** ADSP-BF561 - revs 0.0-0.2 (0.0 and 0.1 not supported in VDSP++ 4.0) -** -*/ -#define WA_05000125 \ - ((defined(__ADSPBF531__) || \ - defined(__ADSPBF532__) || \ - defined(__ADSPBF533__) || \ - defined(__ADSPBF561__)) && \ - ((defined(__SILICON_REVISION__) && \ - (__SILICON_REVISION__ == 0xffff || __SILICON_REVISION__ <= 0x2)) || \ - defined(__FORCE_LEGACY_WORKAROUNDS__))) - - -/* 05-00-0127 - Signbits instruction not functional under certain conditions -** -** ADSP-BF561 - from rev 0.0 (not yet fixed) -** -** The SIGNBITS instruction requires a NOP before it if one of its operands -** is defined in the preceding instruction. -** -*/ -#define WA_05000127 \ - (defined(__SILICON_REVISION__) && defined(__ADSPBF561__)) - - -/* 05-00-0137 - DMEM_CONTROL<12> is not set on Reset -** -** ADSP-BF531/2/3 - revs 0.0-0.2 (fixed 0.3) -** -** Changes to start code. -** -*/ -#define WA_05000137 \ - ((defined(__ADSPBF531__) || \ - defined(__ADSPBF532__) || \ - defined(__ADSPBF533__)) && \ - ((defined(__SILICON_REVISION__) && \ - (__SILICON_REVISION__ == 0xffff || __SILICON_REVISION__ <= 0x2)) || \ - defined(__FORCE_LEGACY_WORKAROUNDS__))) - - -/* 05-00-0158 - "Boot fails when data cache enabled: Data from a Data Cache -** fill can be corrupted after or during instruction DMA if certain core -** stalls exist" -** -** Impacted: -** BF533/3/1 : 0.0-0.4 (fixed 0.5) -** -** The workaround we have only works for si-revisions >= 0.3. No workaround for -** ealier revisions. -*/ -#define WA_05000158 \ - ((defined(__ADSPBF531__) || \ - defined(__ADSPBF532__) || \ - defined(__ADSPBF533__)) && \ - ((defined(__SILICON_REVISION__) && \ - (__SILICON_REVISION__ == 0xffff || \ - (__SILICON_REVISION__ >= 0x3 && \ - __SILICON_REVISION__ < 0x5))) || \ - defined(__FORCE_LEGACY_WORKAROUNDS__))) - - -/* 05-00-0162 - DMEM_CONTROL<12> is not set on Reset -** -** ADSP-BF561 - revs 0.0-0.2 (fixed 0.3) -** -** Changes to start code. -** -*/ -#define WA_05000162 \ - (defined(__ADSPBF561__) && \ - ((defined(__SILICON_REVISION__) && \ - (__SILICON_REVISION__ == 0xffff || __SILICON_REVISION__ <= 0x2)) || \ - defined(__FORCE_LEGACY_WORKAROUNDS__))) - -/* 05-00-0198 - System MMR accesses may fail when stalled by preceding memory -** read. -** -** Impacted: -** ADSP-BF531 - rev 0.1-0.4 (fixed 0.5) -** ADSP-BF532 - rev 0.1-0.4 (fixed 0.5) -** ADSP-BF533 - rev 0.1-0.4 (fixed 0.5) -** ADSP-BF534 - rev 0.0 (fixed 0.1) -** ADSP-BF536 - rev 0.0 (fixed 0.1) -** ADSP-BF537 - rev 0.0 (fixed 0.1) -** ADSP-BF561 - rev 0.2-0.3 (fixed 0.4) -** -*/ -#define WA_05000198 \ - (((defined(__ADSPBF531__) || \ - defined(__ADSPBF532__) || \ - defined(__ADSPBF533__)) && \ - (defined(__SILICON_REVISION__) && \ - (__SILICON_REVISION__ <= 0x4 || __SILICON_REVISION__ == 0xffff))) || \ - ((defined(__ADSPBF534__) || \ - defined(__ADSPBF536__) || \ - defined(__ADSPBF537__) || \ - defined(__ADSPBF539__)) && \ - (defined(__SILICON_REVISION__) && \ - (__SILICON_REVISION__ == 0x0 || __SILICON_REVISION__ == 0xffff))) || \ - (defined(__ADSPBF561__) && \ - (defined(__SILICON_REVISION__) && \ - (__SILICON_REVISION__ <= 0x3 || __SILICON_REVISION__ == 0xffff)))) - - -/* 05-00-0199 - Current DMA Address Shows Wrong Value During Carry Fix -** -** Impacted: -** ADSP-BF53[123] - rev 0.0-0.3 (fixed 0.4) -** ADSP-BF53[89] - rev 0.0-0.3 (fixed 0.4) -** ADSP-BF561 - rev 0.0-0.3 (fixed 0.4) -** -** Use by System Services/Device Drivers. -*/ -#define WA_05000199 \ - ((defined(__ADSPBF533_FAMILY__) && \ - (defined(__SILICON_REVISION__) && \ - (__SILICON_REVISION__ <= 0x3 || __SILICON_REVISION__ == 0xffff))) || \ - (defined(__ADSPBF538_FAMILY__) && \ - (defined(__SILICON_REVISION__) && \ - (__SILICON_REVISION__ <= 0x3 || __SILICON_REVISION__ == 0xffff))) || \ - (defined(__ADSPBF561__) && \ - (defined(__SILICON_REVISION__) && \ - (__SILICON_REVISION__ <= 0x3 || __SILICON_REVISION__ == 0xffff)))) - - -/* 05-00-0204 - "Incorrect data read with write-through cache and -** allocate cache lines on reads only mode. -** -** This problem is cache related with high speed clocks. It apparently does -** not impact BF531 and BF532 because they cannot run at high enough clock -** to cause the anomaly. We build libs for BF532 though so that means we will -** need to do the workaround for BF532 and BF531 also. -** -** Also the 0.3 to 0.4 revision is not an inflexion for libs BF532 and BF561. -** This means a RT check may be required to avoid doing the WA for 0.4. -** -** Impacted: -** BF533 - 0.0-0.3 (fixed 0.4) -** BF534 - 0.0 (fixed 0.1) -** BF536 - 0.0 (fixed 0.1) -** BF537 - 0.0 (fixed 0.1) -** BF538 - 0.0 (fixed 0.1) -** BF539 - 0.0 (fixed 0.1) -** BF561 - 0.0-0.3 (fixed 0.4) -*/ -#if defined(__ADI_LIB_BUILD__) -# define __BUILDBF53123 1 /* building one single library for BF531/2/3 */ -#else -# define __BUILDBF53123 0 -#endif - -#define WA_05000204 \ - ((((__BUILDBF53123==1 && \ - (defined(__ADSPBF531__) || defined(__ADSPBF532__))) || \ - (defined(__ADSPBF533__) || defined(__ADSPBF561__))) && \ - (defined(__SILICON_REVISION__) && \ - (__SILICON_REVISION__ == 0xffff || __SILICON_REVISION__ <= 0x3))) || \ - ((defined(__ADSPBF534__) || defined(__ADSPBF536__) || \ - defined(__ADSPBF537__) || defined(__ADSPBF538__) || \ - defined(__ADSPBF539__)) && \ - (defined(__SILICON_REVISION__) && \ - (__SILICON_REVISION__ == 0xffff || __SILICON_REVISION__ == 0x0)))) - -#if ((defined(__ADSPBF531__) || defined(__ADSPBF532__) || \ - defined(__ADSPBF533__) || defined(__ADSPBF561__)) && \ - (defined(__SILICON_REVISION__) && \ - (__SILICON_REVISION__ == 0xffff || __SILICON_REVISION__ == 0x3))) -/* check at RT for 0.4 revs when doing 204 workaround */ -# define WA_05000204_CHECK_AVOID_FOR_REV <=3 -#elif ((defined(__ADSPBF534__) || defined(__ADSPBF536__) || \ - defined(__ADSPBF537__) || defined(__ADSPBF538__) || \ - defined(__ADSPBF539__)) && \ - (defined(__SILICON_REVISION__) && \ - (__SILICON_REVISION__ == 0xffff || __SILICON_REVISION__ == 0x0))) -/* check at RT for 0.4 revs when doing 204 workaround */ -# define WA_05000204_CHECK_AVOID_FOR_REV <1 -#else -/* do not check at RT for 0.4 revs when doing 204 workaround */ -#endif - - -/* 05-00-0209 - Speed Path in Computational Unit Affects Certain Instructions -** -** ADSP-BF531/2/3 - revs 0.0 - 0.3 (fixed in 0.4) -** ADSP-BF534/6/7 - rev 0.0 (fixed in 0.1) -** ADSP-BF538/9 - rev 0.0 (fixed in 0.1) -** ADSP-BF561 - revs 0.0 - 0.3 (fixed in 0.4) -** -** SIGNBITS, EXTRACT, DEPOSIT, EXPADJ require a NOP before them if -** one of their operands is defined in the preceding instruction. -*/ -#define WA_05000209 \ - (defined(__SILICON_REVISION__) && \ - (((defined(__ADSPBF531__) || \ - defined(__ADSPBF532__) || \ - defined(__ADSPBF533__)) && \ - (__SILICON_REVISION__ <= 0x3 || __SILICON_REVISION__ == 0xffff)) || \ - ((defined(__ADSPBF534__) || \ - defined(__ADSPBF536__) || \ - defined(__ADSPBF537__) || \ - defined(__ADSPBF538__) || \ - defined(__ADSPBF539__)) && \ - (__SILICON_REVISION__ == 0x0 || __SILICON_REVISION__ == 0xffff)) || \ - ((defined(__ADSPBF561__)) && \ - (__SILICON_REVISION__ <= 0x3 || __SILICON_REVISION__ == 0xffff)))) - - -/* 05-00-0212 - PORTx_FER, PORT_MUX Registers Do Not accept "writes" correctly -** -** Impacted: -** ADSP-BF53[467] - rev 0.0 (fixed 0.1) -** -** Use by System Services/Device Drivers. -*/ -#define WA_05000212 \ - (defined(__ADSPBF537_FAMILY__) && \ - (defined(__SILICON_REVISION__) && \ - (__SILICON_REVISION__ == 0x0 || __SILICON_REVISION__ == 0xffff))) - - -/* 050000244 - "If I-Cache Is On, CSYNC/SSYNC/IDLE Around Change of Control -** Causes Failures" -** -** When instruction cache is enabled, a CSYNC/SSYNC/IDLE around a -** change of control (including asynchronous exceptions/interrupts) -** can cause unpredictable results. -** -** This macro is used by System Services/Device Drivers. -** -** Impacted: -** -** BF531/2/3 - 0.0-0.4 (fixed 0.5) -** BF534/6/7 - 0.0-0.2 (fixed 0.3) -** BF534/8/9 - 0.0-0.1 (fixed 0.2) -** BF561 - 0.0-0.3 (fixed 0.5) -*/ - -#define WA_05000244 \ - (defined(__SILICON_REVISION__) && \ - ((defined(__ADSPBF533_FAMILY__) && \ - (__SILICON_REVISION__ <= 0x4 || __SILICON_REVISION__ == 0xffff)) || \ - (defined(__ADSPBF537_FAMILY__) && \ - (__SILICON_REVISION__ <= 0x2 || __SILICON_REVISION__ == 0xffff)) || \ - (defined(__ADSPBF538_FAMILY__) && \ - (__SILICON_REVISION__ <= 0x1 || __SILICON_REVISION__ == 0xffff)) || \ - (defined(__ADSPBF561_FAMILY__) && \ - (__SILICON_REVISION__ <= 0x3 || __SILICON_REVISION__ == 0xffff)))) - - /* 050000245 - "False Hardware Error from an Access in the Shadow of a ** Conditional Branch" ** @@ -354,118 +51,10 @@ ** ** This is for all Blackfin LP parts. */ - #define WA_05000245 \ (defined(__ADSPLPBLACKFIN__) && defined(__SILICON_REVISION__)) -/* 050000248 - "TESTSET Operation Forces Stall on the Other Core " -** -** Use by System Services/Device Drivers. -** -** Succeed any testset to L2 with a write to L2 to avoid the other core -** stalling. This must be atomic, as an interrupt between the two would -** cause the lockout to occur until the interrupt is fully serviced. -** -** This macro is used by System Services/Device Drivers. -** -** Impacted: -** -** BF561 - 0.0-0.3 (fixed 0.5) -** -*/ - -#define WA_05000248 \ - (defined (__SILICON_REVISION__) && defined(__ADSPBF561_FAMILY__) && \ - (__SILICON_REVISION__ <= 0x3 || __SILICON_REVISION__ == 0xffff)) - - -/* 05-00-0258 - "Instruction Cache is corrupted when bit 9 and 12 of - * the ICPLB Data registers differ" - * - * When bit 9 and bit 12 of the ICPLB Data MMR differ, the cache may - * not update properly. For example, for a particular cache line, - * the cache tag may be valid while the contents of that cache line - * are not present in the cache. - * - * Impacted: - * - * BF531/2/3 - 0.0-0.4 (fixed 0.5) - * BF534/6/7/8/9 - 0.0-0.2 (fixed 0.3) - * BF561 - 0.0-0.4 (fixed 0.5) - * BF566 - 0.0-0.1 (fixed 0.2) - * BF535/AD6532/AD6900 - all revs - */ -#define WA_05000258 \ - (((defined(__ADSPBF531__) || \ - defined(__ADSPBF532__) || \ - defined(__ADSPBF533__)) && \ - (defined(__SILICON_REVISION__) && \ - (__SILICON_REVISION__ <= 0x4 || \ - __SILICON_REVISION__ == 0xffff))) || \ - ((defined(__ADSPBF534__) || \ - defined(__ADSPBF536__) || \ - defined(__ADSPBF537__) || \ - defined(__ADSPBF538__) || \ - defined(__ADSPBF539__)) && \ - (defined(__SILICON_REVISION__) && \ - (__SILICON_REVISION__ <= 0x2 || \ - __SILICON_REVISION__ == 0xffff))) || \ - (defined(__ADSPBF561__) && \ - (defined(__SILICON_REVISION__) && \ - (__SILICON_REVISION__ <= 0x4 || \ - __SILICON_REVISION__ == 0xffff))) || \ - (defined(__ADSPBF566__) && \ - (defined(__SILICON_REVISION__) && \ - (__SILICON_REVISION__ <= 0x1 || \ - __SILICON_REVISION__ == 0xffff))) || \ - (!defined(__ADSPLPBLACKFIN__) && defined(__SILICON_REVISION__))) - - -/* 05-00-0261 - "DCPLB_FAULT_ADDR MMR may be corrupted". - * The DCPLB_FAULT_ADDR MMR may contain the fault address of a - * aborted memory access which generated both a protection exception - * and a stall. - * - * We work around this by initially ignoring a DCPLB miss exception - * on the assumption that the faulting address might be invalid. - * We return without servicing. The exception will be raised - * again when the faulting instruction is re-executed. The fault - * address is correct this time round so the miss exception can - * be serviced as normal. The only complication is we have to - * ensure that we are about to service the same miss rather than - * a miss raised within a higher-priority interrupt handler, where - * the fault address could again be invalid. We therefore record - * the last seen RETX and only service an exception when RETX and - * the last seen RETX are equal. - * - * This problem impacts: - * BF531/2/3 - rev 0.0-0.4 (fixed 0.5) - * BF534/6/7/8/9 - rev 0.0-0.2 (fixed 0.3) - * BF561 - rev 0.0-0.4 (fixed 0.5) - * - */ - -#define WA_05000261 \ - (((defined(__ADSPBF531__) || \ - defined(__ADSPBF532__) || \ - defined(__ADSPBF533__)) && \ - (defined(__SILICON_REVISION__) && \ - (__SILICON_REVISION__ <= 0x4 || \ - __SILICON_REVISION__ == 0xffff))) || \ - ((defined(__ADSPBF534__) || \ - defined(__ADSPBF536__) || \ - defined(__ADSPBF537__) || \ - defined(__ADSPBF538__) || \ - defined(__ADSPBF539__)) && \ - (defined(__SILICON_REVISION__) && \ - (__SILICON_REVISION__ <= 0x2 || \ - __SILICON_REVISION__ == 0xffff))) || \ - (defined(__ADSPBF561__) && \ - (defined(__SILICON_REVISION__) && \ - (__SILICON_REVISION__ <= 0x4 || \ - __SILICON_REVISION__ == 0xffff)))) - /* 05-00-0229 - "SPI Slave Boot Mode Modifies Registers". * When the SPI slave boot completes, the final DMA IRQ is cleared * but the DMA5_CONFIG and SPI_CTL registers are not reset to their @@ -478,13 +67,13 @@ * * This problem impacts all revisions of ADSP-BF531/2/3/8/9 */ - #define WA_05000229 \ (defined(__ADSPBLACKFIN__) && defined (__SILICON_REVISION__) && \ (defined(__ADSPBF531__) || defined(__ADSPBF532__) || \ defined(__ADSPBF533__) || defined(__ADSPBF538__) || \ defined(__ADSPBF539__))) + /* 05-00-0283 - "A system MMR write is stalled indefinitely when killed in a * particular stage". * @@ -505,7 +94,6 @@ * we have to enable this workaround for the 534 0.3 libraries (see bottom * two lines). */ - #define WA_05000283 \ (defined (__SILICON_REVISION__) && \ (((defined(__ADSPBF531__) || \ @@ -541,7 +129,6 @@ /* 05-00-0312 - Errors when SSYNC, CSYNC, or Loads to LT, LB and LC Registers - ** Are Interrupted ** ** Impacted: @@ -555,14 +142,14 @@ */ #define WA_05000312 \ (defined(__SILICON_REVISION__) && \ - (defined(__ADSPBF533_FAMILY__) && \ - (__SILICON_REVISION__ <= 0x5 || __SILICON_REVISION__ == 0xffff)) || \ - (defined(__ADSPBF537_FAMILY__)) || \ - (defined(__ADSPBF538_FAMILY__) && \ - (__SILICON_REVISION__ <= 0x4 || __SILICON_REVISION__ == 0xffff)) || \ - (defined(__ADSPBF548_FAMILY__) && \ - (__SILICON_REVISION__ == 0x0 || __SILICON_REVISION__ == 0xffff)) || \ - (defined(__ADSPBF561_FAMILY__))) + ((defined(__ADSPBF533_FAMILY__) && \ + (__SILICON_REVISION__ <= 0x5 || __SILICON_REVISION__ == 0xffff)) || \ + (defined(__ADSPBF537_FAMILY__)) || \ + (defined(__ADSPBF538_FAMILY__) && \ + (__SILICON_REVISION__ <= 0x4 || __SILICON_REVISION__ == 0xffff)) || \ + (defined(__ADSPBF548_FAMILY__) && \ + (__SILICON_REVISION__ == 0x0 || __SILICON_REVISION__ == 0xffff)) || \ + (defined(__ADSPBF561_FAMILY__)))) /* 05-00-0323 - Erroneous Flag (GPIO) Pin Operations under Specific Sequences @@ -602,33 +189,19 @@ ** BF523/5/7 - 0.0-0.1 (fixed in 0.2) ** */ - #define WA_05000371 \ (defined(__SILICON_REVISION__) && \ - (defined(__ADSPBF533_FAMILY__) && \ - (__SILICON_REVISION__ <= 0x5 || __SILICON_REVISION__ == 0xffff)) || \ - (defined(__ADSPBF537_FAMILY__) && \ - (__SILICON_REVISION__ <= 0x3 || __SILICON_REVISION__ == 0xffff)) || \ - (defined(__ADSPBF538_FAMILY__) && \ - (__SILICON_REVISION__ <= 0x4 || __SILICON_REVISION__ == 0xffff)) || \ - (defined(__ADSPBF548_FAMILY__) && \ - (__SILICON_REVISION__ <= 0x1 || __SILICON_REVISION__ == 0xffff)) || \ - (defined(__ADSPBF527_FAMILY__) && \ - (__SILICON_REVISION__ <= 0x1 || __SILICON_REVISION__ == 0xffff)) || \ - (defined(__ADSPBF561__) || defined(__ADSPBF566__))) - - -/* 05-00-0380 - Data Read From L3 Memory by USB DMA May be Corrupted -** -** Impacted: -** ADSP-BF52[357] - rev 0.0-0.1 (fixed 0.2) -** -** Use by System Services/Device Drivers. -*/ -#define WA_05000380 \ - (defined(__ADSPBF527_FAMILY__) && \ - (defined(__SILICON_REVISION__) && \ - (__SILICON_REVISION__ <= 0x1 || __SILICON_REVISION__ == 0xffff))) + ((defined(__ADSPBF533_FAMILY__) && \ + (__SILICON_REVISION__ <= 0x5 || __SILICON_REVISION__ == 0xffff)) || \ + (defined(__ADSPBF537_FAMILY__) && \ + (__SILICON_REVISION__ <= 0x3 || __SILICON_REVISION__ == 0xffff)) || \ + (defined(__ADSPBF538_FAMILY__) && \ + (__SILICON_REVISION__ <= 0x4 || __SILICON_REVISION__ == 0xffff)) || \ + (defined(__ADSPBF548_FAMILY__) && \ + (__SILICON_REVISION__ <= 0x1 || __SILICON_REVISION__ == 0xffff)) || \ + (defined(__ADSPBF527_FAMILY__) && \ + (__SILICON_REVISION__ <= 0x1 || __SILICON_REVISION__ == 0xffff)) || \ + (defined(__ADSPBF561__) || defined(__ADSPBF566__)))) /* 05-00-0412 - "TESTSET Instruction Causes Data Corruption with Writeback Data @@ -654,7 +227,6 @@ * BF561/6 - rev 0.0-0.5 * */ - #define WA_05000412 \ (defined (__SILICON_REVISION__) && defined(__ADSPBF561__)) @@ -731,7 +303,6 @@ * BF561 - rev 0.4,0.5 * */ - #define WA_05000428 \ (defined(__SILICON_REVISION__) && \ defined(__ADSPBF561__) && \ @@ -750,6 +321,18 @@ #define WA_05000443 \ (defined(__ADSPLPBLACKFIN__) && defined(__SILICON_REVISION__)) + +/* 16-00-0005 - "Using L1 Instruction Cache with Parity Enabled is Unreliable." +** +** Using L1 instruction cache with parity enabled is unreliable and may cause +** unpredictable results. +** +** Impacted: +** BF6xx. +*/ +#define WA_16000005 \ + (defined(__ADSPBF60x__) && defined(__SILICON_REVISION__)) + #ifdef _MISRA_RULES #pragma diag(pop) #endif /* _MISRA_RULES */ |