Welcome to mirror list, hosted at ThFree Co, Russian Federation.

cygwin.com/git/newlib-cygwin.git - Unnamed repository; edit this file 'description' to name the repository.
summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
Diffstat (limited to 'newlib/libm/machine/spu/headers/atanhd2.h')
-rw-r--r--newlib/libm/machine/spu/headers/atanhd2.h93
1 files changed, 58 insertions, 35 deletions
diff --git a/newlib/libm/machine/spu/headers/atanhd2.h b/newlib/libm/machine/spu/headers/atanhd2.h
index 85e78580f..b1bc33ef9 100644
--- a/newlib/libm/machine/spu/headers/atanhd2.h
+++ b/newlib/libm/machine/spu/headers/atanhd2.h
@@ -1,5 +1,5 @@
/* -------------------------------------------------------------- */
-/* (C)Copyright 2007,2008, */
+/* (C)Copyright 2006,2007, */
/* International Business Machines Corporation */
/* All Rights Reserved. */
/* */
@@ -19,6 +19,18 @@
/* contributors may be used to endorse or promote products */
/* derived from this software without specific prior written */
/* permission. */
+/* Redistributions of source code must retain the above copyright */
+/* notice, this list of conditions and the following disclaimer. */
+/* */
+/* Redistributions in binary form must reproduce the above */
+/* copyright notice, this list of conditions and the following */
+/* disclaimer in the documentation and/or other materials */
+/* provided with the distribution. */
+/* */
+/* Neither the name of IBM Corporation nor the names of its */
+/* contributors may be used to endorse or promote products */
+/* derived from this software without specific prior written */
+/* permission. */
/* */
/* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND */
/* CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, */
@@ -60,7 +72,7 @@
* Special Cases:
* - atanh(1) = Infinity
* - atanh(-1) = -Infinity
- * - atanh(x) for |x| > 1 = Undefined
+ * - atanh(x) for |x| > 1 = NaN
*
*/
@@ -68,27 +80,37 @@
* Maclaurin Series Coefficients
* for x near 0.
*/
-#define SMD_DP_ATANH_MAC01 1.000000000000000000000000000000E0
-#define SMD_DP_ATANH_MAC03 3.333333333333333333333333333333E-1
-#define SMD_DP_ATANH_MAC05 2.000000000000000000000000000000E-1
-#define SMD_DP_ATANH_MAC07 1.428571428571428571428571428571E-1
-#define SMD_DP_ATANH_MAC09 1.111111111111111111111111111111E-1
-#define SMD_DP_ATANH_MAC11 9.090909090909090909090909090909E-2
-#define SMD_DP_ATANH_MAC13 7.692307692307692307692307692308E-2
-#define SMD_DP_ATANH_MAC15 6.666666666666666666666666666667E-2
-#define SMD_DP_ATANH_MAC17 5.882352941176470588235294117647E-2
+#define ATANH_MAC01 1.0000000000000000000000000000000000000000000000000000000000000000000000E0
+#define ATANH_MAC03 3.3333333333333333333333333333333333333333333333333333333333333333333333E-1
+#define ATANH_MAC05 2.0000000000000000000000000000000000000000000000000000000000000000000000E-1
+#define ATANH_MAC07 1.4285714285714285714285714285714285714285714285714285714285714285714286E-1
+#define ATANH_MAC09 1.1111111111111111111111111111111111111111111111111111111111111111111111E-1
+#define ATANH_MAC11 9.0909090909090909090909090909090909090909090909090909090909090909090909E-2
+#define ATANH_MAC13 7.6923076923076923076923076923076923076923076923076923076923076923076923E-2
#if 0
-#define SMD_DP_ATANH_MAC19 5.263157894736842105263157894737E-2
-#define SMD_DP_ATANH_MAC21 4.761904761904761904761904761905E-2
-#define SMD_DP_ATANH_MAC23 4.347826086956521739130434782609E-2
-#define SMD_DP_ATANH_MAC25 4.000000000000000000000000000000E-2
-#define SMD_DP_ATANH_MAC27 3.703703703703703703703703703704E-2
-#define SMD_DP_ATANH_MAC29 3.448275862068965517241379310345E-2
-#define SMD_DP_ATANH_MAC31 3.225806451612903225806451612903E-2
-#define SMD_DP_ATANH_MAC33 3.030303030303030303030303030303E-2
-#define SMD_DP_ATANH_MAC35 2.857142857142857142857142857143E-2
-#define SMD_DP_ATANH_MAC37 2.702702702702702702702702702703E-2
-#define SMD_DP_ATANH_MAC39 2.564102564102564102564102564103E-2
+#define ATANH_MAC15 6.6666666666666666666666666666666666666666666666666666666666666666666667E-2
+#define ATANH_MAC17 5.8823529411764705882352941176470588235294117647058823529411764705882353E-2
+#define ATANH_MAC19 5.2631578947368421052631578947368421052631578947368421052631578947368421E-2
+#define ATANH_MAC21 4.7619047619047619047619047619047619047619047619047619047619047619047619E-2
+#define ATANH_MAC23 4.3478260869565217391304347826086956521739130434782608695652173913043478E-2
+#define ATANH_MAC25 4.0000000000000000000000000000000000000000000000000000000000000000000000E-2
+#define ATANH_MAC27 3.7037037037037037037037037037037037037037037037037037037037037037037037E-2
+#define ATANH_MAC29 3.4482758620689655172413793103448275862068965517241379310344827586206897E-2
+#define ATANH_MAC31 3.2258064516129032258064516129032258064516129032258064516129032258064516E-2
+#define ATANH_MAC33 3.0303030303030303030303030303030303030303030303030303030303030303030303E-2
+#define ATANH_MAC35 2.8571428571428571428571428571428571428571428571428571428571428571428571E-2
+#define ATANH_MAC37 2.7027027027027027027027027027027027027027027027027027027027027027027027E-2
+#define ATANH_MAC39 2.5641025641025641025641025641025641025641025641025641025641025641025641E-2
+#define ATANH_MAC41 2.4390243902439024390243902439024390243902439024390243902439024390243902E-2
+#define ATANH_MAC43 2.3255813953488372093023255813953488372093023255813953488372093023255814E-2
+#define ATANH_MAC45 2.2222222222222222222222222222222222222222222222222222222222222222222222E-2
+#define ATANH_MAC47 2.1276595744680851063829787234042553191489361702127659574468085106382979E-2
+#define ATANH_MAC49 2.0408163265306122448979591836734693877551020408163265306122448979591837E-2
+#define ATANH_MAC51 1.9607843137254901960784313725490196078431372549019607843137254901960784E-2
+#define ATANH_MAC53 1.8867924528301886792452830188679245283018867924528301886792452830188679E-2
+#define ATANH_MAC55 1.8181818181818181818181818181818181818181818181818181818181818181818182E-2
+#define ATANH_MAC57 1.7543859649122807017543859649122807017543859649122807017543859649122807E-2
+#define ATANH_MAC59 1.6949152542372881355932203389830508474576271186440677966101694915254237E-2
#endif
@@ -98,9 +120,12 @@ static __inline vector double _atanhd2(vector double x)
vec_double2 sign_mask = spu_splats(-0.0);
vec_double2 oned = spu_splats(1.0);
vec_double2 onehalfd = spu_splats(0.5);
+ vec_uint4 infminus1 = spu_splats(0x7FEFFFFFU);
+ vec_uint4 isinfnan;
+ vec_uint4 xabshigh;
vec_double2 xabs, xsqu;
/* Where we switch from maclaurin to formula */
- vec_float4 switch_approx = spu_splats(0.125f);
+ vec_float4 switch_approx = spu_splats(0.08f);
vec_uint4 use_form;
vec_float4 xf;
vec_double2 result, fresult, mresult;;
@@ -122,14 +147,12 @@ static __inline vector double _atanhd2(vector double x)
/*
* Taylor Series
*/
- mresult = spu_madd(xsqu, spu_splats(SMD_DP_ATANH_MAC17), spu_splats(SMD_DP_ATANH_MAC15));
- mresult = spu_madd(xsqu, mresult, spu_splats(SMD_DP_ATANH_MAC13));
- mresult = spu_madd(xsqu, mresult, spu_splats(SMD_DP_ATANH_MAC11));
- mresult = spu_madd(xsqu, mresult, spu_splats(SMD_DP_ATANH_MAC09));
- mresult = spu_madd(xsqu, mresult, spu_splats(SMD_DP_ATANH_MAC07));
- mresult = spu_madd(xsqu, mresult, spu_splats(SMD_DP_ATANH_MAC05));
- mresult = spu_madd(xsqu, mresult, spu_splats(SMD_DP_ATANH_MAC03));
- mresult = spu_madd(xsqu, mresult, spu_splats(SMD_DP_ATANH_MAC01));
+ mresult = spu_madd(xsqu, spu_splats(ATANH_MAC13), spu_splats(ATANH_MAC11));
+ mresult = spu_madd(xsqu, mresult, spu_splats(ATANH_MAC09));
+ mresult = spu_madd(xsqu, mresult, spu_splats(ATANH_MAC07));
+ mresult = spu_madd(xsqu, mresult, spu_splats(ATANH_MAC05));
+ mresult = spu_madd(xsqu, mresult, spu_splats(ATANH_MAC03));
+ mresult = spu_madd(xsqu, mresult, spu_splats(ATANH_MAC01));
mresult = spu_mul(xabs, mresult);
@@ -139,10 +162,10 @@ static __inline vector double _atanhd2(vector double x)
use_form = spu_cmpgt(xf, switch_approx);
result = spu_sel(mresult, fresult, (vec_ullong2)use_form);
- /*
- * Spec says results are undefined for |x| > 1, so
- * no boundary tests needed here.
- */
+ /* Infinity and NaN */
+ xabshigh = (vec_uint4)spu_shuffle(xabs, xabs, dup_even);
+ isinfnan = spu_cmpgt(xabshigh, infminus1);
+ result = spu_sel(result, x, (vec_ullong2)isinfnan);
/* Restore sign - atanh is an anti-symmetric */
result = spu_sel(result, x, (vec_ullong2)sign_mask);