Welcome to mirror list, hosted at ThFree Co, Russian Federation.

cygwin.com/git/newlib-cygwin.git - Unnamed repository; edit this file 'description' to name the repository.
summaryrefslogtreecommitdiff
AgeCommit message (Collapse)Author
2003-08-21This commit was manufactured by cvs2svn to create branchcagney_x86i386-20030821-branchpointcagney_x86i386-20030821-branchcvs2svn
'cagney_x86i386-20030821-branch'. Sprout from gdb_6_0-branch 2003-06-22 16:35:52 UTC cvs2svn 'This commit was manufactured by cvs2svn to create branch 'gdb_6_0-branch'.' Cherrypick from master 2003-08-21 14:03:23 UTC Nick Clifton <nickc@redhat.com> 'Add PGI extensions': ChangeLog MAINTAINERS Makefile.def Makefile.in Makefile.tpl config-ml.in config.if config.sub config/ChangeLog config/gettext.m4 config/progtest.m4 configure configure.in include/ChangeLog include/bfdlink.h include/coff/ChangeLog include/coff/ecoff.h include/coff/i860.h include/coff/pe.h include/coff/ti.h include/coff/xcoff.h include/demangle.h include/dis-asm.h include/elf/ChangeLog include/elf/dwarf2.h include/elf/mips.h include/elf/mmix.h include/elf/mn10300.h include/elf/msp430.h include/elf/ppc.h include/elf/reloc-macros.h include/elf/s390.h include/elf/v850.h include/nlm/ChangeLog include/nlm/internal.h include/opcode/ChangeLog include/opcode/alpha.h include/opcode/arc.h include/opcode/cgen.h include/opcode/d10v.h include/opcode/d30v.h include/opcode/h8300.h include/opcode/i370.h include/opcode/i386.h include/opcode/i860.h include/opcode/mips.h include/opcode/mn10300.h include/opcode/or32.h include/opcode/pj.h include/opcode/ppc.h include/opcode/s390.h include/opcode/sparc.h include/opcode/tic80.h include/opcode/v850.h include/xtensa-config.h mkinstalldirs src-release symlink-tree
2003-05-24This commit was manufactured by cvs2svn to create branch 'jimb-jimb-ppc64-linux-20030528-branchpointjimb-ppc64-linux-20030528-branchcvs2svn
ppc64-linux-20030528-branch'. Sprout from cagney_fileio-20030521-branch 2003-05-21 09:48:08 UTC cvs2svn 'This commit was manufactured by cvs2svn to create branch' Cherrypick from master 2003-05-24 04:22:23 UTC Jason Eckhardt <jle@rice.edu> '2003-05-23 Jason Eckhardt <jle@rice.edu>': ChangeLog Makefile.in Makefile.tpl configure include/opcode/ChangeLog include/opcode/i860.h
2003-05-21This commit was manufactured by cvs2svn to create branchcagney_fileio-20030521-branchpointcagney_fileio-20030521-branchcvs2svn
'cagney_fileio-20030521-branch'. Sprout from jimb-ppc64-linux-20030509-branch 2003-05-09 11:36:10 UTC cvs2svn 'This commit was manufactured by cvs2svn to create branch 'jimb-' Cherrypick from master 2003-05-21 09:48:07 UTC Maciej W. Rozycki <macro@codesourcery.com> '2003-05-20 Maciej W. Rozycki <macro@ds2.pg.gda.pl>': ChangeLog Makefile.in Makefile.tpl config.guess config.sub config/ChangeLog config/acinclude.m4 config/acx.m4 configure configure.in etc/ChangeLog etc/configure.texi include/ChangeLog include/bfdlink.h include/elf/ChangeLog include/elf/common.h include/elf/external.h include/elf/h8.h include/elf/internal.h include/libiberty.h include/opcode/ChangeLog include/opcode/i860.h include/opcode/m68hc11.h
2002-11-182002-11-18 Klee Dienes <kdienes@apple.com>Klee Dienes
* arc.h (arc_ext_opcodes): Declare as extern. (arc_ext_operands): Declare as extern. * i860.h (i860_opcodes): Declare as const. 2002-11-18 Klee Dienes <kdienes@apple.com> * arc-opc.c (arc_ext_opcodes): Define. (arc_ext_operands): Define. * i386-dis.c (Suffix3DNow): Declare as const. * arm-opc.h (arm_opcodes): Declare as const. (thumb_opcodes): Declare as const. * h8500-opc.h (h8500_table): Declare as const. (h8500_table): Use a NULL for the opcode in the terminator, so that code testing (opcode->name) behaves correctly. * mcore-opc.h (mcore_table): Declare as const. * sh-opc.h (sh_table): Declare as const. * w65-opc.h (optable): Declare as const. * z8k-opc.h (z8k_table): Declare as const.
2001-03-14Fix typos in ChangeLogs; add coff/external.h; fix copyright datesNick Clifton
2000-08-09gas:Jason Eckhardt
2000-08-08 Jason Eckhardt <jle@cygnus.com> * config/tc-i860.h: Rework completely for BFD_ASSEMBLER. (i860_fix_info): New enum. (MD_APPLY_FIX3): Define. (WORKING_DOT_WORD): Define. (TC_HANDLES_FX_DONE): Define. (DIFF_EXPR_OK): Define. (LISTING_HEADER): Define. (TARGET_FORMAT): Select target format based on endian flag. (TARGET_BYTES_BIG_ENDIAN): Default to little endian. (target_big_endian): Add external declaration. * config/tc-i860.c: All existing code reworked completely. Other new code shown below. (SYNTAX_SVR4): Define. (target_warn_expand): New variable. (md_shortopts): Declare and define (-Qy, -Qn, and -V options). (md_longopts): Declare and define with new options (-EL, -EB, and -mwarn-expand). (md_show_usage): New function. (md_operand): New function. (obtain_reloc_for_imm16): New function. (md_apply_fix3): New function. (tc_gen_reloc): New function. include: 2000-08-08 Jason Eckhardt <jle@cygnus.com> * opcode/i860.h: Small formatting adjustments. opcode: 2000-08-08 Jason Eckhardt <jle@cygnus.com> * i860-dis.c (print_br_address): Change third argument from int to long. bfd: 2000-08-08 Jason Eckhardt <jle@cygnus.com> * elf32-i860.c (elf32_i860_howto_table): Updated some fields.
2000-07-292000-07-22 Jason Eckhardt <jle@cygnus.com>Jason Eckhardt
* include/opcode/i860.h (btne, bte, bla): Changed these opcodes to use sbroff ('r') instead of split16 ('s'). (J, K, L, M): New operand types for 16-bit aligned fields. (ld.x, {p}fld.x, fst.x, pst.d): Changed these opcodes to use I, J, K, L, M instead of just I. (T, U): New operand types for split 16-bit aligned fields. (st.x): Changed these opcodes to use S, T, U instead of just S. (andh, andnoth, orh, xorh): Deleted 3-register forms as they do not exist on the i860. (pfgt.sd, pfle.sd): Deleted these as they do not exist on the i860. (pfeq.ss, pfeq.dd): New opcodes. (st.s): Fixed incorrect mask bits. (fmlow): Fixed incorrect mask bits. (fzchkl, pfzchkl): Fixed incorrect mask bits. (faddz, pfaddz): Fixed incorrect mask bits. (form, pform): Fixed incorrect mask bits. (pfld.l): Fixed incorrect mask bits. (fst.q): Fixed incorrect mask bits. (all floating point opcodes): Fixed incorrect mask bits for handling of dual bit. * include/elf/i860.h: New file. (elf_i860_reloc_type): Defined ELF32 i860 relocations. * bfd/cpu-i860.c: Added comments. * bfd/elf32-i860.c (TARGET_LITTLE_SYM): Defined to bfd_elf32_i860_little_vec. (TARGET_LITTLE_NAME): Defined to "elf32-i860-little". (ELF_MAXPAGESIZE): Changed to 4096. * bfd/targets.c (bfd_elf32_i860_little_vec): Declaration of new target. (bfd_target_vector): Added bfd_elf32_i860_little_vec. * bfd/config.bfd (i860-stardent-sysv4*, i860-stardent-elf*): Added config for little endian elf32 i860. (targ_defvec): Define for the new config above as "bfd_elf32_i860_little_vec". (targ_selvecs): Define for the new config above as "bfd_elf32_i860_vec bfd_elf32_i860_little_vec" * bfd/configure.in (bfd_elf32_i860_little_vec): Added recognition of new target vec. * bfd/configure: Regenerated. * opcodes/i860-dis.c: New file. (print_insn_i860): New function. (print_br_address): New function. (sign_extend): New function. (BITWISE_OP): New macro. (I860_REG_PREFIX): New macro. (grnames, frnames, crnames): New structures. * opcodes/disassemble.c (ARCH_i860): Define. (disassembler): Add check for bfd_arch_i860 to set disassemble function to print_insn_i860. * include/dis-asm.h (print_insn_i860): Add prototype. * opcodes/Makefile.in (CFILES): Added i860-dis.c. (ALL_MACHINES): Added i860-dis.lo. (i860-dis.lo): New dependences. * opcodes/configure.in: New bits for bfd_i860_arch. * opcodes/configure: Regenerated.
1999-05-0319990502 sourceware importbinu_ss_19990502Richard Henderson