From 294f81d78d6435c69ad94e04a8f2d9881d0b8211 Mon Sep 17 00:00:00 2001 From: Nick Clifton Date: Sat, 2 Dec 2000 01:10:33 +0000 Subject: Add MIPS SB1 machine --- include/elf/ChangeLog | 2 ++ include/elf/mips.h | 1 + include/opcode/ChangeLog | 2 ++ include/opcode/mips.h | 5 +++-- 4 files changed, 8 insertions(+), 2 deletions(-) (limited to 'include') diff --git a/include/elf/ChangeLog b/include/elf/ChangeLog index 7c6b94e07..2251ba03a 100644 --- a/include/elf/ChangeLog +++ b/include/elf/ChangeLog @@ -6,6 +6,8 @@ * mips.h (E_MIPS_ARCH_5, E_MIPS_ARCH_64): New definitions. + * mips.h (E_MIPS_MACH_SB1): New constant. + 2000-11-30 Jan Hubicka * common.h (EM_X86_64): New macro. diff --git a/include/elf/mips.h b/include/elf/mips.h index ec333bfcb..bfa03f12d 100644 --- a/include/elf/mips.h +++ b/include/elf/mips.h @@ -163,6 +163,7 @@ END_RELOC_NUMBERS (R_MIPS_maxext) #define E_MIPS_MACH_4650 0x00850000 #define E_MIPS_MACH_4111 0x00880000 #define E_MIPS_MACH_MIPS32_4K 0x00890000 +#define E_MIPS_MACH_SB1 0x008a0000 /* Processor specific section indices. These sections do not actually exist. Symbols with a st_shndx field corresponding to one of these diff --git a/include/opcode/ChangeLog b/include/opcode/ChangeLog index 798d3039f..e1a3b2966 100644 --- a/include/opcode/ChangeLog +++ b/include/opcode/ChangeLog @@ -28,6 +28,8 @@ * mips.h (INSN_ISA64, ISA_MIPS5, ISA_MIPS64): New definitions. + * mips.h (CPU_SB1): New constant. + 2000-10-20 Jakub Jelinek * sparc.h (enum sparc_opcode_arch_val): Add SPARC_OPCODE_ARCH_V9B. diff --git a/include/opcode/mips.h b/include/opcode/mips.h index bd8f0234c..af6c66c19 100644 --- a/include/opcode/mips.h +++ b/include/opcode/mips.h @@ -359,9 +359,10 @@ struct mips_opcode #define CPU_R10000 10000 #define CPU_MIPS16 16 #define CPU_MIPS32 32 -#define CPU_MIPS32_4K 3204113 /* 32, 04, octal 'K' */ +#define CPU_MIPS32_4K 3204113 /* 32, 04, octal 'K'. */ #define CPU_MIPS5 5 #define CPU_MIPS64 64 +#define CPU_SB1 12310201 /* octal 'SB', 01. */ /* Test for membership in an ISA including chip specific ISAs. INSN is pointer to an element of the opcode table; ISA is the @@ -369,7 +370,7 @@ struct mips_opcode to test, or zero if no CPU specific ISA test is desired. The gp32 arg is set when you need to force 32-bit register usage on a machine with 64-bit registers; see the documentation under -mgp32 - in the MIPS gas docs. */ + in the MIPS gas docs. */ #define OPCODE_IS_MEMBER(insn, isa, cpu, gp32) \ ((((insn)->membership & isa) != 0 \ -- cgit v1.2.3