diff options
| author | Mark Kriegsman <1334634+kriegsman@users.noreply.github.com> | 2020-01-20 23:17:02 +0300 |
|---|---|---|
| committer | GitHub <noreply@github.com> | 2020-01-20 23:17:02 +0300 |
| commit | cfe383d3ca0e0047cdd6e470a8c6d17fe6731390 (patch) | |
| tree | 3577847704f0311f6415741698ff0b7adc1b415b | |
| parent | 659bfdbde34c3d204010bc039071f22edc100fcf (diff) | |
| parent | f140cdaaa5e34796cfcf9ed3a54d61328e78cc5b (diff) | |
Merge pull request #951 from Ampt/patch-1
Fix Nano 33 IOT pindef
| -rw-r--r-- | platforms/arm/d21/fastpin_arm_d21.h | 22 |
1 files changed, 11 insertions, 11 deletions
diff --git a/platforms/arm/d21/fastpin_arm_d21.h b/platforms/arm/d21/fastpin_arm_d21.h index 84b0738c..3974a741 100644 --- a/platforms/arm/d21/fastpin_arm_d21.h +++ b/platforms/arm/d21/fastpin_arm_d21.h @@ -171,17 +171,17 @@ _FL_DEFPIN( 20, 6, 0); _FL_DEFPIN( 21, 7, 0); #elif defined(ARDUINO_SAMD_NANO_33_IOT) -#define MAX_PIN 25 -_FL_DEFPIN( 0, 11, 0); _FL_DEFPIN( 1, 10, 0); _FL_DEFPIN( 2, 14, 0); _FL_DEFPIN( 3, 9, 0); -_FL_DEFPIN( 4, 8, 0); _FL_DEFPIN( 5, 15, 0); _FL_DEFPIN( 6, 20, 0); _FL_DEFPIN( 7, 21, 0); -_FL_DEFPIN( 8, 6, 0); _FL_DEFPIN( 9, 7, 0); _FL_DEFPIN( 10, 18, 0); _FL_DEFPIN( 11, 16, 0); -_FL_DEFPIN( 12, 19, 0); _FL_DEFPIN( 13, 17, 0); _FL_DEFPIN( 14, 2, 0); _FL_DEFPIN( 15, 8, 1); -_FL_DEFPIN( 16, 9, 1); _FL_DEFPIN( 17, 4, 0); _FL_DEFPIN( 18, 5, 0); _FL_DEFPIN( 19, 2, 1); -_FL_DEFPIN( 20, 22, 0); _FL_DEFPIN( 21, 23, 0); _FL_DEFPIN( 22, 12, 0); _FL_DEFPIN( 23, 10, 1); -_FL_DEFPIN( 24, 11, 1); - -#define SPI_DATA 23 -#define SPI_CLOCK 24 +#define MAX_PIN 26 +_FL_DEFPIN( 0, 23, 1); _FL_DEFPIN( 1, 22, 1); _FL_DEFPIN( 2, 10, 1); _FL_DEFPIN( 3, 11, 1); +_FL_DEFPIN( 4, 7, 0); _FL_DEFPIN( 5, 5, 0); _FL_DEFPIN( 6, 4, 0); _FL_DEFPIN( 7, 6, 0); +_FL_DEFPIN( 8, 18, 0); _FL_DEFPIN( 9, 20, 0); _FL_DEFPIN( 10, 21, 0); _FL_DEFPIN( 11, 16, 0); +_FL_DEFPIN( 12, 19, 0); _FL_DEFPIN( 13, 17, 0); _FL_DEFPIN( 14, 2, 0); _FL_DEFPIN( 15, 2, 1); +_FL_DEFPIN( 16, 11, 1); _FL_DEFPIN( 17, 10, 0); _FL_DEFPIN( 18, 8, 1); _FL_DEFPIN( 19, 9, 1); +_FL_DEFPIN( 20, 9, 0); _FL_DEFPIN( 21, 3, 1); _FL_DEFPIN( 22, 12, 0); _FL_DEFPIN( 23, 13, 0); +_FL_DEFPIN( 24, 14, 0); _FL_DEFPIN( 25, 15, 0); + +#define SPI_DATA 22 +#define SPI_CLOCK 25 #define HAS_HARDWARE_PIN_SUPPORT 1 |