Welcome to mirror list, hosted at ThFree Co, Russian Federation.

github.com/KhronosGroup/SPIRV-Cross.git - Unnamed repository; edit this file 'description' to name the repository.
summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorHans-Kristian Arntzen <post@arntzen-software.no>2021-04-07 15:35:00 +0300
committerHans-Kristian Arntzen <post@arntzen-software.no>2021-04-19 13:10:49 +0300
commitff3f5bcba5c9a33f5c217493118dd7eb1cfc06a9 (patch)
treeed9265459a9f9f337e84b88ac2d42788ae809c33
parent6ecdd64a91b59cac2375e27dca9d1cd08a41e225 (diff)
MSL: Handle masking of builtin control points.
-rw-r--r--reference/opt/shaders-msl/masking/write-outputs.mask-location-0.tesc78
-rw-r--r--reference/opt/shaders-msl/masking/write-outputs.mask-location-1.tesc37
-rw-r--r--reference/opt/shaders-msl/masking/write-outputs.mask-point-size.tesc77
-rw-r--r--reference/opt/shaders-msl/masking/write-outputs.mask-position.tesc77
-rw-r--r--reference/shaders-msl/masking/write-outputs.mask-location-0.tesc84
-rw-r--r--reference/shaders-msl/masking/write-outputs.mask-location-1.tesc45
-rw-r--r--reference/shaders-msl/masking/write-outputs.mask-point-size.tesc92
-rw-r--r--reference/shaders-msl/masking/write-outputs.mask-position.tesc92
-rw-r--r--shaders-msl/masking/write-outputs.mask-location-0.tesc29
-rw-r--r--shaders-msl/masking/write-outputs.mask-location-1.tesc29
-rw-r--r--shaders-msl/masking/write-outputs.mask-point-size.tesc29
-rw-r--r--shaders-msl/masking/write-outputs.mask-position.tesc29
-rw-r--r--spirv_msl.cpp7
13 files changed, 705 insertions, 0 deletions
diff --git a/reference/opt/shaders-msl/masking/write-outputs.mask-location-0.tesc b/reference/opt/shaders-msl/masking/write-outputs.mask-location-0.tesc
new file mode 100644
index 00000000..ef3ff9c2
--- /dev/null
+++ b/reference/opt/shaders-msl/masking/write-outputs.mask-location-0.tesc
@@ -0,0 +1,78 @@
+#pragma clang diagnostic ignored "-Wmissing-prototypes"
+#pragma clang diagnostic ignored "-Wmissing-braces"
+
+#include <metal_stdlib>
+#include <simd/simd.h>
+
+using namespace metal;
+
+template<typename T, size_t Num>
+struct spvUnsafeArray
+{
+ T elements[Num ? Num : 1];
+
+ thread T& operator [] (size_t pos) thread
+ {
+ return elements[pos];
+ }
+ constexpr const thread T& operator [] (size_t pos) const thread
+ {
+ return elements[pos];
+ }
+
+ device T& operator [] (size_t pos) device
+ {
+ return elements[pos];
+ }
+ constexpr const device T& operator [] (size_t pos) const device
+ {
+ return elements[pos];
+ }
+
+ constexpr const constant T& operator [] (size_t pos) const constant
+ {
+ return elements[pos];
+ }
+
+ threadgroup T& operator [] (size_t pos) threadgroup
+ {
+ return elements[pos];
+ }
+ constexpr const threadgroup T& operator [] (size_t pos) const threadgroup
+ {
+ return elements[pos];
+ }
+};
+
+struct main0_out
+{
+ float4 gl_Position;
+ float gl_PointSize;
+};
+
+struct main0_patchOut
+{
+ spvUnsafeArray<float4, 2> v1;
+ float4 v3;
+};
+
+kernel void main0(uint gl_InvocationID [[thread_index_in_threadgroup]], uint gl_PrimitiveID [[threadgroup_position_in_grid]], device main0_out* spvOut [[buffer(28)]], constant uint* spvIndirectParams [[buffer(29)]], device main0_patchOut* spvPatchOut [[buffer(27)]], device MTLQuadTessellationFactorsHalf* spvTessLevel [[buffer(26)]])
+{
+ threadgroup float4 v0[4];
+ device main0_out* gl_out = &spvOut[gl_PrimitiveID * 4];
+ device main0_patchOut& patchOut = spvPatchOut[gl_PrimitiveID];
+ v0[gl_InvocationID] = float4(1.0);
+ v0[gl_InvocationID].z = 3.0;
+ if (gl_InvocationID == 0)
+ {
+ patchOut.v1[0] = float4(2.0);
+ ((device float*)&patchOut.v1[0])[0u] = 3.0;
+ patchOut.v1[1] = float4(2.0);
+ ((device float*)&patchOut.v1[1])[0u] = 5.0;
+ }
+ patchOut.v3 = float4(5.0);
+ gl_out[gl_InvocationID].gl_Position = float4(10.0);
+ gl_out[gl_InvocationID].gl_Position.z = 20.0;
+ gl_out[gl_InvocationID].gl_PointSize = 40.0;
+}
+
diff --git a/reference/opt/shaders-msl/masking/write-outputs.mask-location-1.tesc b/reference/opt/shaders-msl/masking/write-outputs.mask-location-1.tesc
new file mode 100644
index 00000000..1673d523
--- /dev/null
+++ b/reference/opt/shaders-msl/masking/write-outputs.mask-location-1.tesc
@@ -0,0 +1,37 @@
+#include <metal_stdlib>
+#include <simd/simd.h>
+
+using namespace metal;
+
+struct main0_out
+{
+ float4 v0;
+ float4 gl_Position;
+ float gl_PointSize;
+};
+
+struct main0_patchOut
+{
+ float4 v3;
+};
+
+kernel void main0(uint gl_InvocationID [[thread_index_in_threadgroup]], uint gl_PrimitiveID [[threadgroup_position_in_grid]], device main0_out* spvOut [[buffer(28)]], constant uint* spvIndirectParams [[buffer(29)]], device main0_patchOut* spvPatchOut [[buffer(27)]], device MTLQuadTessellationFactorsHalf* spvTessLevel [[buffer(26)]])
+{
+ threadgroup float4 v1[2];
+ device main0_out* gl_out = &spvOut[gl_PrimitiveID * 4];
+ device main0_patchOut& patchOut = spvPatchOut[gl_PrimitiveID];
+ gl_out[gl_InvocationID].v0 = float4(1.0);
+ gl_out[gl_InvocationID].v0.z = 3.0;
+ if (gl_InvocationID == 0)
+ {
+ v1[0] = float4(2.0);
+ ((threadgroup float*)&v1[0])[0u] = 3.0;
+ v1[1] = float4(2.0);
+ ((threadgroup float*)&v1[1])[0u] = 5.0;
+ }
+ patchOut.v3 = float4(5.0);
+ gl_out[gl_InvocationID].gl_Position = float4(10.0);
+ gl_out[gl_InvocationID].gl_Position.z = 20.0;
+ gl_out[gl_InvocationID].gl_PointSize = 40.0;
+}
+
diff --git a/reference/opt/shaders-msl/masking/write-outputs.mask-point-size.tesc b/reference/opt/shaders-msl/masking/write-outputs.mask-point-size.tesc
new file mode 100644
index 00000000..5989a233
--- /dev/null
+++ b/reference/opt/shaders-msl/masking/write-outputs.mask-point-size.tesc
@@ -0,0 +1,77 @@
+#pragma clang diagnostic ignored "-Wmissing-prototypes"
+#pragma clang diagnostic ignored "-Wmissing-braces"
+
+#include <metal_stdlib>
+#include <simd/simd.h>
+
+using namespace metal;
+
+template<typename T, size_t Num>
+struct spvUnsafeArray
+{
+ T elements[Num ? Num : 1];
+
+ thread T& operator [] (size_t pos) thread
+ {
+ return elements[pos];
+ }
+ constexpr const thread T& operator [] (size_t pos) const thread
+ {
+ return elements[pos];
+ }
+
+ device T& operator [] (size_t pos) device
+ {
+ return elements[pos];
+ }
+ constexpr const device T& operator [] (size_t pos) const device
+ {
+ return elements[pos];
+ }
+
+ constexpr const constant T& operator [] (size_t pos) const constant
+ {
+ return elements[pos];
+ }
+
+ threadgroup T& operator [] (size_t pos) threadgroup
+ {
+ return elements[pos];
+ }
+ constexpr const threadgroup T& operator [] (size_t pos) const threadgroup
+ {
+ return elements[pos];
+ }
+};
+
+struct main0_out
+{
+ float4 v0;
+ float4 gl_Position;
+};
+
+struct main0_patchOut
+{
+ spvUnsafeArray<float4, 2> v1;
+ float4 v3;
+};
+
+kernel void main0(uint gl_InvocationID [[thread_index_in_threadgroup]], uint gl_PrimitiveID [[threadgroup_position_in_grid]], device main0_out* spvOut [[buffer(28)]], constant uint* spvIndirectParams [[buffer(29)]], device main0_patchOut* spvPatchOut [[buffer(27)]], device MTLQuadTessellationFactorsHalf* spvTessLevel [[buffer(26)]])
+{
+ device main0_out* gl_out = &spvOut[gl_PrimitiveID * 4];
+ device main0_patchOut& patchOut = spvPatchOut[gl_PrimitiveID];
+ gl_out[gl_InvocationID].v0 = float4(1.0);
+ gl_out[gl_InvocationID].v0.z = 3.0;
+ if (gl_InvocationID == 0)
+ {
+ patchOut.v1[0] = float4(2.0);
+ ((device float*)&patchOut.v1[0])[0u] = 3.0;
+ patchOut.v1[1] = float4(2.0);
+ ((device float*)&patchOut.v1[1])[0u] = 5.0;
+ }
+ patchOut.v3 = float4(5.0);
+ gl_out[gl_InvocationID].gl_Position = float4(10.0);
+ gl_out[gl_InvocationID].gl_Position.z = 20.0;
+ _RESERVED_IDENTIFIER_FIXUP_gl_out[gl_InvocationID].gl_PointSize = 40.0;
+}
+
diff --git a/reference/opt/shaders-msl/masking/write-outputs.mask-position.tesc b/reference/opt/shaders-msl/masking/write-outputs.mask-position.tesc
new file mode 100644
index 00000000..438b4bc8
--- /dev/null
+++ b/reference/opt/shaders-msl/masking/write-outputs.mask-position.tesc
@@ -0,0 +1,77 @@
+#pragma clang diagnostic ignored "-Wmissing-prototypes"
+#pragma clang diagnostic ignored "-Wmissing-braces"
+
+#include <metal_stdlib>
+#include <simd/simd.h>
+
+using namespace metal;
+
+template<typename T, size_t Num>
+struct spvUnsafeArray
+{
+ T elements[Num ? Num : 1];
+
+ thread T& operator [] (size_t pos) thread
+ {
+ return elements[pos];
+ }
+ constexpr const thread T& operator [] (size_t pos) const thread
+ {
+ return elements[pos];
+ }
+
+ device T& operator [] (size_t pos) device
+ {
+ return elements[pos];
+ }
+ constexpr const device T& operator [] (size_t pos) const device
+ {
+ return elements[pos];
+ }
+
+ constexpr const constant T& operator [] (size_t pos) const constant
+ {
+ return elements[pos];
+ }
+
+ threadgroup T& operator [] (size_t pos) threadgroup
+ {
+ return elements[pos];
+ }
+ constexpr const threadgroup T& operator [] (size_t pos) const threadgroup
+ {
+ return elements[pos];
+ }
+};
+
+struct main0_out
+{
+ float4 v0;
+ float gl_PointSize;
+};
+
+struct main0_patchOut
+{
+ spvUnsafeArray<float4, 2> v1;
+ float4 v3;
+};
+
+kernel void main0(uint gl_InvocationID [[thread_index_in_threadgroup]], uint gl_PrimitiveID [[threadgroup_position_in_grid]], device main0_out* spvOut [[buffer(28)]], constant uint* spvIndirectParams [[buffer(29)]], device main0_patchOut* spvPatchOut [[buffer(27)]], device MTLQuadTessellationFactorsHalf* spvTessLevel [[buffer(26)]])
+{
+ device main0_out* gl_out = &spvOut[gl_PrimitiveID * 4];
+ device main0_patchOut& patchOut = spvPatchOut[gl_PrimitiveID];
+ gl_out[gl_InvocationID].v0 = float4(1.0);
+ gl_out[gl_InvocationID].v0.z = 3.0;
+ if (gl_InvocationID == 0)
+ {
+ patchOut.v1[0] = float4(2.0);
+ ((device float*)&patchOut.v1[0])[0u] = 3.0;
+ patchOut.v1[1] = float4(2.0);
+ ((device float*)&patchOut.v1[1])[0u] = 5.0;
+ }
+ patchOut.v3 = float4(5.0);
+ _RESERVED_IDENTIFIER_FIXUP_gl_out[gl_InvocationID].gl_Position = float4(10.0);
+ _RESERVED_IDENTIFIER_FIXUP_gl_out[gl_InvocationID].gl_Position.z = 20.0;
+ gl_out[gl_InvocationID].gl_PointSize = 40.0;
+}
+
diff --git a/reference/shaders-msl/masking/write-outputs.mask-location-0.tesc b/reference/shaders-msl/masking/write-outputs.mask-location-0.tesc
new file mode 100644
index 00000000..0ae265e9
--- /dev/null
+++ b/reference/shaders-msl/masking/write-outputs.mask-location-0.tesc
@@ -0,0 +1,84 @@
+#pragma clang diagnostic ignored "-Wmissing-prototypes"
+#pragma clang diagnostic ignored "-Wmissing-braces"
+
+#include <metal_stdlib>
+#include <simd/simd.h>
+
+using namespace metal;
+
+template<typename T, size_t Num>
+struct spvUnsafeArray
+{
+ T elements[Num ? Num : 1];
+
+ thread T& operator [] (size_t pos) thread
+ {
+ return elements[pos];
+ }
+ constexpr const thread T& operator [] (size_t pos) const thread
+ {
+ return elements[pos];
+ }
+
+ device T& operator [] (size_t pos) device
+ {
+ return elements[pos];
+ }
+ constexpr const device T& operator [] (size_t pos) const device
+ {
+ return elements[pos];
+ }
+
+ constexpr const constant T& operator [] (size_t pos) const constant
+ {
+ return elements[pos];
+ }
+
+ threadgroup T& operator [] (size_t pos) threadgroup
+ {
+ return elements[pos];
+ }
+ constexpr const threadgroup T& operator [] (size_t pos) const threadgroup
+ {
+ return elements[pos];
+ }
+};
+
+struct main0_out
+{
+ float4 gl_Position;
+ float gl_PointSize;
+};
+
+struct main0_patchOut
+{
+ spvUnsafeArray<float4, 2> v1;
+ float4 v3;
+};
+
+static inline __attribute__((always_inline))
+void write_in_func(threadgroup float4 (&v0)[4], thread uint& gl_InvocationID, device spvUnsafeArray<float4, 2>& v1, device float4& v3, device main0_out* thread & gl_out)
+{
+ v0[gl_InvocationID] = float4(1.0);
+ v0[gl_InvocationID].z = 3.0;
+ if (gl_InvocationID == 0)
+ {
+ v1[0] = float4(2.0);
+ ((device float*)&v1[0])[0u] = 3.0;
+ v1[1] = float4(2.0);
+ ((device float*)&v1[1])[0u] = 5.0;
+ }
+ v3 = float4(5.0);
+ gl_out[gl_InvocationID].gl_Position = float4(10.0);
+ gl_out[gl_InvocationID].gl_Position.z = 20.0;
+ gl_out[gl_InvocationID].gl_PointSize = 40.0;
+}
+
+kernel void main0(uint gl_InvocationID [[thread_index_in_threadgroup]], uint gl_PrimitiveID [[threadgroup_position_in_grid]], device main0_out* spvOut [[buffer(28)]], constant uint* spvIndirectParams [[buffer(29)]], device main0_patchOut* spvPatchOut [[buffer(27)]], device MTLQuadTessellationFactorsHalf* spvTessLevel [[buffer(26)]])
+{
+ threadgroup float4 v0[4];
+ device main0_out* gl_out = &spvOut[gl_PrimitiveID * 4];
+ device main0_patchOut& patchOut = spvPatchOut[gl_PrimitiveID];
+ write_in_func(v0, gl_InvocationID, patchOut.v1, patchOut.v3, gl_out);
+}
+
diff --git a/reference/shaders-msl/masking/write-outputs.mask-location-1.tesc b/reference/shaders-msl/masking/write-outputs.mask-location-1.tesc
new file mode 100644
index 00000000..0ad27276
--- /dev/null
+++ b/reference/shaders-msl/masking/write-outputs.mask-location-1.tesc
@@ -0,0 +1,45 @@
+#pragma clang diagnostic ignored "-Wmissing-prototypes"
+
+#include <metal_stdlib>
+#include <simd/simd.h>
+
+using namespace metal;
+
+struct main0_out
+{
+ float4 v0;
+ float4 gl_Position;
+ float gl_PointSize;
+};
+
+struct main0_patchOut
+{
+ float4 v3;
+};
+
+static inline __attribute__((always_inline))
+void write_in_func(device main0_out* thread & gl_out, thread uint& gl_InvocationID, threadgroup float4 (&v1)[2], device float4& v3)
+{
+ gl_out[gl_InvocationID].v0 = float4(1.0);
+ gl_out[gl_InvocationID].v0.z = 3.0;
+ if (gl_InvocationID == 0)
+ {
+ v1[0] = float4(2.0);
+ ((threadgroup float*)&v1[0])[0u] = 3.0;
+ v1[1] = float4(2.0);
+ ((threadgroup float*)&v1[1])[0u] = 5.0;
+ }
+ v3 = float4(5.0);
+ gl_out[gl_InvocationID].gl_Position = float4(10.0);
+ gl_out[gl_InvocationID].gl_Position.z = 20.0;
+ gl_out[gl_InvocationID].gl_PointSize = 40.0;
+}
+
+kernel void main0(uint gl_InvocationID [[thread_index_in_threadgroup]], uint gl_PrimitiveID [[threadgroup_position_in_grid]], device main0_out* spvOut [[buffer(28)]], constant uint* spvIndirectParams [[buffer(29)]], device main0_patchOut* spvPatchOut [[buffer(27)]], device MTLQuadTessellationFactorsHalf* spvTessLevel [[buffer(26)]])
+{
+ threadgroup float4 v1[2];
+ device main0_out* gl_out = &spvOut[gl_PrimitiveID * 4];
+ device main0_patchOut& patchOut = spvPatchOut[gl_PrimitiveID];
+ write_in_func(gl_out, gl_InvocationID, v1, patchOut.v3);
+}
+
diff --git a/reference/shaders-msl/masking/write-outputs.mask-point-size.tesc b/reference/shaders-msl/masking/write-outputs.mask-point-size.tesc
new file mode 100644
index 00000000..07434959
--- /dev/null
+++ b/reference/shaders-msl/masking/write-outputs.mask-point-size.tesc
@@ -0,0 +1,92 @@
+#pragma clang diagnostic ignored "-Wmissing-prototypes"
+#pragma clang diagnostic ignored "-Wmissing-braces"
+
+#include <metal_stdlib>
+#include <simd/simd.h>
+
+using namespace metal;
+
+template<typename T, size_t Num>
+struct spvUnsafeArray
+{
+ T elements[Num ? Num : 1];
+
+ thread T& operator [] (size_t pos) thread
+ {
+ return elements[pos];
+ }
+ constexpr const thread T& operator [] (size_t pos) const thread
+ {
+ return elements[pos];
+ }
+
+ device T& operator [] (size_t pos) device
+ {
+ return elements[pos];
+ }
+ constexpr const device T& operator [] (size_t pos) const device
+ {
+ return elements[pos];
+ }
+
+ constexpr const constant T& operator [] (size_t pos) const constant
+ {
+ return elements[pos];
+ }
+
+ threadgroup T& operator [] (size_t pos) threadgroup
+ {
+ return elements[pos];
+ }
+ constexpr const threadgroup T& operator [] (size_t pos) const threadgroup
+ {
+ return elements[pos];
+ }
+};
+
+struct _RESERVED_IDENTIFIER_FIXUP_gl_PerVertex
+{
+ float4 _RESERVED_IDENTIFIER_FIXUP_gl_Position;
+ float _RESERVED_IDENTIFIER_FIXUP_gl_PointSize;
+ float _RESERVED_IDENTIFIER_FIXUP_gl_ClipDistance[1];
+ float _RESERVED_IDENTIFIER_FIXUP_gl_CullDistance[1];
+};
+
+struct main0_out
+{
+ float4 v0;
+ float4 gl_Position;
+};
+
+struct main0_patchOut
+{
+ spvUnsafeArray<float4, 2> v1;
+ float4 v3;
+};
+
+static inline __attribute__((always_inline))
+void write_in_func(device main0_out* thread & gl_out, thread uint& gl_InvocationID, device spvUnsafeArray<float4, 2>& v1, device float4& v3, threadgroup _RESERVED_IDENTIFIER_FIXUP_gl_PerVertex (&gl_out_masked)[4])
+{
+ gl_out[gl_InvocationID].v0 = float4(1.0);
+ gl_out[gl_InvocationID].v0.z = 3.0;
+ if (gl_InvocationID == 0)
+ {
+ v1[0] = float4(2.0);
+ ((device float*)&v1[0])[0u] = 3.0;
+ v1[1] = float4(2.0);
+ ((device float*)&v1[1])[0u] = 5.0;
+ }
+ v3 = float4(5.0);
+ gl_out[gl_InvocationID].gl_Position = float4(10.0);
+ gl_out[gl_InvocationID].gl_Position.z = 20.0;
+ gl_out_masked[gl_InvocationID].gl_PointSize = 40.0;
+}
+
+kernel void main0(uint gl_InvocationID [[thread_index_in_threadgroup]], uint gl_PrimitiveID [[threadgroup_position_in_grid]], device main0_out* spvOut [[buffer(28)]], constant uint* spvIndirectParams [[buffer(29)]], device main0_patchOut* spvPatchOut [[buffer(27)]], device MTLQuadTessellationFactorsHalf* spvTessLevel [[buffer(26)]])
+{
+ threadgroup _RESERVED_IDENTIFIER_FIXUP_gl_PerVertex gl_out_masked[4];
+ device main0_out* gl_out = &spvOut[gl_PrimitiveID * 4];
+ device main0_patchOut& patchOut = spvPatchOut[gl_PrimitiveID];
+ write_in_func(gl_out, gl_InvocationID, patchOut.v1, patchOut.v3, gl_out_masked);
+}
+
diff --git a/reference/shaders-msl/masking/write-outputs.mask-position.tesc b/reference/shaders-msl/masking/write-outputs.mask-position.tesc
new file mode 100644
index 00000000..f9102936
--- /dev/null
+++ b/reference/shaders-msl/masking/write-outputs.mask-position.tesc
@@ -0,0 +1,92 @@
+#pragma clang diagnostic ignored "-Wmissing-prototypes"
+#pragma clang diagnostic ignored "-Wmissing-braces"
+
+#include <metal_stdlib>
+#include <simd/simd.h>
+
+using namespace metal;
+
+template<typename T, size_t Num>
+struct spvUnsafeArray
+{
+ T elements[Num ? Num : 1];
+
+ thread T& operator [] (size_t pos) thread
+ {
+ return elements[pos];
+ }
+ constexpr const thread T& operator [] (size_t pos) const thread
+ {
+ return elements[pos];
+ }
+
+ device T& operator [] (size_t pos) device
+ {
+ return elements[pos];
+ }
+ constexpr const device T& operator [] (size_t pos) const device
+ {
+ return elements[pos];
+ }
+
+ constexpr const constant T& operator [] (size_t pos) const constant
+ {
+ return elements[pos];
+ }
+
+ threadgroup T& operator [] (size_t pos) threadgroup
+ {
+ return elements[pos];
+ }
+ constexpr const threadgroup T& operator [] (size_t pos) const threadgroup
+ {
+ return elements[pos];
+ }
+};
+
+struct _RESERVED_IDENTIFIER_FIXUP_gl_PerVertex
+{
+ float4 _RESERVED_IDENTIFIER_FIXUP_gl_Position;
+ float _RESERVED_IDENTIFIER_FIXUP_gl_PointSize;
+ float _RESERVED_IDENTIFIER_FIXUP_gl_ClipDistance[1];
+ float _RESERVED_IDENTIFIER_FIXUP_gl_CullDistance[1];
+};
+
+struct main0_out
+{
+ float4 v0;
+ float gl_PointSize;
+};
+
+struct main0_patchOut
+{
+ spvUnsafeArray<float4, 2> v1;
+ float4 v3;
+};
+
+static inline __attribute__((always_inline))
+void write_in_func(device main0_out* thread & gl_out, thread uint& gl_InvocationID, device spvUnsafeArray<float4, 2>& v1, device float4& v3, threadgroup _RESERVED_IDENTIFIER_FIXUP_gl_PerVertex (&gl_out_masked)[4])
+{
+ gl_out[gl_InvocationID].v0 = float4(1.0);
+ gl_out[gl_InvocationID].v0.z = 3.0;
+ if (gl_InvocationID == 0)
+ {
+ v1[0] = float4(2.0);
+ ((device float*)&v1[0])[0u] = 3.0;
+ v1[1] = float4(2.0);
+ ((device float*)&v1[1])[0u] = 5.0;
+ }
+ v3 = float4(5.0);
+ gl_out_masked[gl_InvocationID].gl_Position = float4(10.0);
+ gl_out_masked[gl_InvocationID].gl_Position.z = 20.0;
+ gl_out[gl_InvocationID].gl_PointSize = 40.0;
+}
+
+kernel void main0(uint gl_InvocationID [[thread_index_in_threadgroup]], uint gl_PrimitiveID [[threadgroup_position_in_grid]], device main0_out* spvOut [[buffer(28)]], constant uint* spvIndirectParams [[buffer(29)]], device main0_patchOut* spvPatchOut [[buffer(27)]], device MTLQuadTessellationFactorsHalf* spvTessLevel [[buffer(26)]])
+{
+ threadgroup _RESERVED_IDENTIFIER_FIXUP_gl_PerVertex gl_out_masked[4];
+ device main0_out* gl_out = &spvOut[gl_PrimitiveID * 4];
+ device main0_patchOut& patchOut = spvPatchOut[gl_PrimitiveID];
+ write_in_func(gl_out, gl_InvocationID, patchOut.v1, patchOut.v3, gl_out_masked);
+}
+
diff --git a/shaders-msl/masking/write-outputs.mask-location-0.tesc b/shaders-msl/masking/write-outputs.mask-location-0.tesc
new file mode 100644
index 00000000..9f3ca9fc
--- /dev/null
+++ b/shaders-msl/masking/write-outputs.mask-location-0.tesc
@@ -0,0 +1,29 @@
+#version 450
+
+layout(vertices = 4) out;
+
+layout(location = 0) out vec4 v0[];
+layout(location = 1) patch out vec4 v1[2];
+layout(location = 3) patch out vec4 v3;
+
+void write_in_func()
+{
+ v0[gl_InvocationID] = vec4(1.0);
+ v0[gl_InvocationID].z = 3.0;
+ if (gl_InvocationID == 0)
+ {
+ v1[0] = vec4(2.0);
+ v1[0].x = 3.0;
+ v1[1] = vec4(2.0);
+ v1[1].x = 5.0;
+ }
+ v3 = vec4(5.0);
+ gl_out[gl_InvocationID].gl_Position = vec4(10.0);
+ gl_out[gl_InvocationID].gl_Position.z = 20.0;
+ gl_out[gl_InvocationID].gl_PointSize = 40.0;
+}
+
+void main()
+{
+ write_in_func();
+}
diff --git a/shaders-msl/masking/write-outputs.mask-location-1.tesc b/shaders-msl/masking/write-outputs.mask-location-1.tesc
new file mode 100644
index 00000000..9f3ca9fc
--- /dev/null
+++ b/shaders-msl/masking/write-outputs.mask-location-1.tesc
@@ -0,0 +1,29 @@
+#version 450
+
+layout(vertices = 4) out;
+
+layout(location = 0) out vec4 v0[];
+layout(location = 1) patch out vec4 v1[2];
+layout(location = 3) patch out vec4 v3;
+
+void write_in_func()
+{
+ v0[gl_InvocationID] = vec4(1.0);
+ v0[gl_InvocationID].z = 3.0;
+ if (gl_InvocationID == 0)
+ {
+ v1[0] = vec4(2.0);
+ v1[0].x = 3.0;
+ v1[1] = vec4(2.0);
+ v1[1].x = 5.0;
+ }
+ v3 = vec4(5.0);
+ gl_out[gl_InvocationID].gl_Position = vec4(10.0);
+ gl_out[gl_InvocationID].gl_Position.z = 20.0;
+ gl_out[gl_InvocationID].gl_PointSize = 40.0;
+}
+
+void main()
+{
+ write_in_func();
+}
diff --git a/shaders-msl/masking/write-outputs.mask-point-size.tesc b/shaders-msl/masking/write-outputs.mask-point-size.tesc
new file mode 100644
index 00000000..9f3ca9fc
--- /dev/null
+++ b/shaders-msl/masking/write-outputs.mask-point-size.tesc
@@ -0,0 +1,29 @@
+#version 450
+
+layout(vertices = 4) out;
+
+layout(location = 0) out vec4 v0[];
+layout(location = 1) patch out vec4 v1[2];
+layout(location = 3) patch out vec4 v3;
+
+void write_in_func()
+{
+ v0[gl_InvocationID] = vec4(1.0);
+ v0[gl_InvocationID].z = 3.0;
+ if (gl_InvocationID == 0)
+ {
+ v1[0] = vec4(2.0);
+ v1[0].x = 3.0;
+ v1[1] = vec4(2.0);
+ v1[1].x = 5.0;
+ }
+ v3 = vec4(5.0);
+ gl_out[gl_InvocationID].gl_Position = vec4(10.0);
+ gl_out[gl_InvocationID].gl_Position.z = 20.0;
+ gl_out[gl_InvocationID].gl_PointSize = 40.0;
+}
+
+void main()
+{
+ write_in_func();
+}
diff --git a/shaders-msl/masking/write-outputs.mask-position.tesc b/shaders-msl/masking/write-outputs.mask-position.tesc
new file mode 100644
index 00000000..9f3ca9fc
--- /dev/null
+++ b/shaders-msl/masking/write-outputs.mask-position.tesc
@@ -0,0 +1,29 @@
+#version 450
+
+layout(vertices = 4) out;
+
+layout(location = 0) out vec4 v0[];
+layout(location = 1) patch out vec4 v1[2];
+layout(location = 3) patch out vec4 v3;
+
+void write_in_func()
+{
+ v0[gl_InvocationID] = vec4(1.0);
+ v0[gl_InvocationID].z = 3.0;
+ if (gl_InvocationID == 0)
+ {
+ v1[0] = vec4(2.0);
+ v1[0].x = 3.0;
+ v1[1] = vec4(2.0);
+ v1[1].x = 5.0;
+ }
+ v3 = vec4(5.0);
+ gl_out[gl_InvocationID].gl_Position = vec4(10.0);
+ gl_out[gl_InvocationID].gl_Position.z = 20.0;
+ gl_out[gl_InvocationID].gl_PointSize = 40.0;
+}
+
+void main()
+{
+ write_in_func();
+}
diff --git a/spirv_msl.cpp b/spirv_msl.cpp
index af86a9d1..9293ae38 100644
--- a/spirv_msl.cpp
+++ b/spirv_msl.cpp
@@ -6469,6 +6469,10 @@ void CompilerMSL::emit_specialization_constants_and_structs()
if (patch_stage_in_var_id && get_patch_stage_in_struct_type().self == type_id)
is_declarable_struct = false;
+ // Special case. Declare builtin struct anyways if we need to emit a threadgroup version of it.
+ if (stage_out_var_id_masked && get<SPIRType>(get<SPIRVariable>(stage_out_var_id_masked).basetype).self == type_id)
+ is_declarable_struct = true;
+
// Align and emit declarable structs...but avoid declaring each more than once.
if (is_declarable_struct && declared_structs.count(type_id) == 0)
{
@@ -10229,8 +10233,11 @@ void CompilerMSL::emit_struct_member(const SPIRType &type, uint32_t member_type_
// Handle HLSL-style 0-based vertex/instance index.
builtin_declaration = true;
+ bool old_is_using_builtin_array = is_using_builtin_array;
+ is_using_builtin_array = has_member_decoration(type.self, index, DecorationBuiltIn);
statement(to_struct_member(type, member_type_id, index, qualifier));
builtin_declaration = false;
+ is_using_builtin_array = old_is_using_builtin_array;
}
void CompilerMSL::emit_struct_padding_target(const SPIRType &type)