Welcome to mirror list, hosted at ThFree Co, Russian Federation.

cygwin.com/git/newlib-cygwin.git - Unnamed repository; edit this file 'description' to name the repository.
summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorcvs2svn <>2002-06-19 01:15:59 +0400
committercvs2svn <>2002-06-19 01:15:59 +0400
commit357281c75d7dbd491a9ce39121d36c2f0708cb51 (patch)
tree97ce460ca32ae7d666239dd8467fd46e8fe42451 /include/gdb/ChangeLog
parenta5ef0226749032637d6b3d88adb549b26e6284b7 (diff)
This commit was manufactured by cvs2svn to create branch
'kseitz_interps-20020528-branch'. Sprout from cagney_regbuf-20020515-branch 2002-06-12 21:19:43 UTC cvs2svn 'This commit was manufactured by cvs2svn to create branch' Cherrypick from master 2002-05-28 20:06:27 UTC Marek Michalkiewicz <marekm@amelek.gda.pl> '2002-05-28 Marek Michalkiewicz <marekm@amelek.gda.pl>': ChangeLog Makefile.in config-ml.in config.guess config.sub config/ChangeLog config/acinclude.m4 config/mh-apollo68 config/mh-dgux config/mh-dgux386 configure configure.in include/ChangeLog include/bfdlink.h include/dis-asm.h include/elf/ChangeLog include/elf/common.h include/elf/dlx.h include/elf/i386.h include/elf/ia64.h include/gdb/ChangeLog include/gdb/sim-d10v.h include/opcode/ChangeLog include/opcode/dlx.h include/opcode/h8300.h include/opcode/ia64.h include/opcode/mips.h include/opcode/sparc.h Cherrypick from master 2002-06-18 21:15:57 UTC Dave Brolley <brolley@redhat.com> '2002-06-18 Dave Brolley <brolley@redhat.com>': include/elf/frv.h include/gdb/sim-arm.h Delete: include/sim-d10v.h
Diffstat (limited to 'include/gdb/ChangeLog')
-rw-r--r--include/gdb/ChangeLog4
1 files changed, 4 insertions, 0 deletions
diff --git a/include/gdb/ChangeLog b/include/gdb/ChangeLog
index 96a4a058a..e0992c95a 100644
--- a/include/gdb/ChangeLog
+++ b/include/gdb/ChangeLog
@@ -1,3 +1,7 @@
+2002-05-23 Andrew Cagney <ac131313@redhat.com>
+
+ * sim-d10v.h: New file. Moved from include/sim-d10v.h.
+
2002-05-10 Elena Zannoni <ezannoni@redhat.com>
* sim-sh.h: New file, for sh gdb<->sim interface.