diff options
| author | cvs2svn <> | 2013-08-15 13:49:52 +0400 |
|---|---|---|
| committer | cvs2svn <> | 2013-08-15 13:49:52 +0400 |
| commit | 263c4b38cb02fe937feed0e7d46f349903d110b2 (patch) | |
| tree | 4d1a6daf9e57d4e4e01cd5fbf3fc0592a0b0d462 /libgloss/bfin/include/defBF535.h | |
| parent | 890d4161d821c3be63ecc8f65093380e98a192c3 (diff) | |
This commit was manufactured by cvs2svn to create tag 'cygwin-cygwin-1_7_24-release
1_7_24-release'.
Sprout from master 2013-08-15 09:49:51 UTC Corinna Vinschen <corinna@vinschen.de> 'Drop redundant entry'
Cherrypick from master 2013-08-05 16:05:32 UTC Mike Stump <mikestump@comcast.net> 'Remove:':
ChangeLog
Makefile.def
Makefile.in
configure
Cherrypick from cygnus 1999-05-03 07:29:06 UTC Richard Henderson <rth@redhat.com> '19990502 sourceware import':
README
config/mt-d30v
config/mt-ospace
etc/add-log.el
etc/add-log.vi
etc/configbuild.ein
etc/configbuild.fig
etc/configbuild.jin
etc/configbuild.tin
etc/configdev.ein
etc/configdev.fig
etc/configdev.jin
etc/configdev.tin
include/coff/sym.h
makefile.vms
Delete:
COPYING3
COPYING3.LIB
config.rpath
configure.ac
djunpack.bat
libgloss/ChangeLog
libgloss/Makefile.in
libgloss/README
libgloss/aarch64/Makefile.in
libgloss/aarch64/_exit.c
libgloss/aarch64/_kill.c
libgloss/aarch64/aclocal.m4
libgloss/aarch64/configure
libgloss/aarch64/configure.in
libgloss/aarch64/cpu-init/Makefile.in
libgloss/aarch64/cpu-init/aclocal.m4
libgloss/aarch64/cpu-init/configure
libgloss/aarch64/cpu-init/configure.in
libgloss/aarch64/cpu-init/rdimon-aem-el3.S
libgloss/aarch64/crt0.S
libgloss/aarch64/elf-aem-validation.specs
libgloss/aarch64/elf-aem-ve.specs
libgloss/aarch64/elf-rdimon.specs
libgloss/aarch64/libcfunc.c
libgloss/aarch64/svc.h
libgloss/aarch64/syscalls.c
libgloss/acinclude.m4
libgloss/aclocal.m4
libgloss/arm/Makefile.in
libgloss/arm/_exit.c
libgloss/arm/_kill.c
libgloss/arm/aclocal.m4
libgloss/arm/arm.h
libgloss/arm/coff-iq80310.specs
libgloss/arm/coff-pid.specs
libgloss/arm/coff-rdimon.specs
libgloss/arm/coff-rdpmon.specs
libgloss/arm/coff-redboot.ld
libgloss/arm/coff-redboot.specs
libgloss/arm/configure
libgloss/arm/configure.in
libgloss/arm/crt0.S
libgloss/arm/elf-iq80310.specs
libgloss/arm/elf-linux.specs
libgloss/arm/elf-pid.specs
libgloss/arm/elf-rdimon.specs
libgloss/arm/elf-rdpmon.specs
libgloss/arm/elf-redboot.ld
libgloss/arm/elf-redboot.specs
libgloss/arm/libcfunc.c
libgloss/arm/linux-crt0.c
libgloss/arm/linux-syscall.h
libgloss/arm/linux-syscalls0.S
libgloss/arm/linux-syscalls1.c
libgloss/arm/redboot-crt0.S
libgloss/arm/redboot-syscalls.c
libgloss/arm/swi.h
libgloss/arm/syscall.h
libgloss/arm/syscalls.c
libgloss/arm/trap.S
libgloss/bfin/Makefile.in
libgloss/bfin/_exit.c
libgloss/bfin/aclocal.m4
libgloss/bfin/basiccrt.S
libgloss/bfin/bf504.ld
libgloss/bfin/bf506.ld
libgloss/bfin/bf512.ld
libgloss/bfin/bf514.ld
libgloss/bfin/bf516.ld
libgloss/bfin/bf518.ld
libgloss/bfin/bf522.ld
libgloss/bfin/bf523.ld
libgloss/bfin/bf524.ld
libgloss/bfin/bf525.ld
libgloss/bfin/bf526.ld
libgloss/bfin/bf527.ld
libgloss/bfin/bf531.ld
libgloss/bfin/bf532.ld
libgloss/bfin/bf533.ld
libgloss/bfin/bf534.ld
libgloss/bfin/bf536.ld
libgloss/bfin/bf537.ld
libgloss/bfin/bf538.ld
libgloss/bfin/bf539.ld
libgloss/bfin/bf542.ld
libgloss/bfin/bf544.ld
libgloss/bfin/bf547.ld
libgloss/bfin/bf548.ld
libgloss/bfin/bf549.ld
libgloss/bfin/bf561.ld
libgloss/bfin/bf561a.ld
libgloss/bfin/bf561b.ld
libgloss/bfin/bf561m.ld
libgloss/bfin/bf592.ld
libgloss/bfin/bf606.ld
libgloss/bfin/bf606c0.ld
libgloss/bfin/bf606c1.ld
libgloss/bfin/bf606m.ld
libgloss/bfin/bf607.ld
libgloss/bfin/bf607c0.ld
libgloss/bfin/bf607c1.ld
libgloss/bfin/bf607m.ld
libgloss/bfin/bf608.ld
libgloss/bfin/bf608c0.ld
libgloss/bfin/bf608c1.ld
libgloss/bfin/bf608m.ld
libgloss/bfin/bf609.ld
libgloss/bfin/bf609c0.ld
libgloss/bfin/bf609c1.ld
libgloss/bfin/bf609m.ld
libgloss/bfin/bfin-common-mc.ld
libgloss/bfin/bfin-common-mc0.ld
libgloss/bfin/bfin-common-sc.ld
libgloss/bfin/clear_cache_range.c
libgloss/bfin/configure
libgloss/bfin/configure.in
libgloss/bfin/crt0.S
libgloss/bfin/include/blackfin.h
libgloss/bfin/include/builtins.h
libgloss/bfin/include/ccblkfn.h
libgloss/bfin/include/cdefBF504.h
libgloss/bfin/include/cdefBF504F.h
libgloss/bfin/include/cdefBF506F.h
libgloss/bfin/include/cdefBF50x_base.h
libgloss/bfin/include/cdefBF512.h
libgloss/bfin/include/cdefBF514.h
libgloss/bfin/include/cdefBF516.h
libgloss/bfin/include/cdefBF518.h
libgloss/bfin/include/cdefBF51x_base.h
libgloss/bfin/include/cdefBF522.h
libgloss/bfin/include/cdefBF523.h
libgloss/bfin/include/cdefBF524.h
libgloss/bfin/include/cdefBF525.h
libgloss/bfin/include/cdefBF526.h
libgloss/bfin/include/cdefBF527.h
libgloss/bfin/include/cdefBF52x_base.h
libgloss/bfin/include/cdefBF531.h
libgloss/bfin/include/cdefBF532.h
libgloss/bfin/include/cdefBF533.h
libgloss/bfin/include/cdefBF534.h
libgloss/bfin/include/cdefBF535.h
libgloss/bfin/include/cdefBF536.h
libgloss/bfin/include/cdefBF537.h
libgloss/bfin/include/cdefBF538.h
libgloss/bfin/include/cdefBF539.h
libgloss/bfin/include/cdefBF53x.h
libgloss/bfin/include/cdefBF542.h
libgloss/bfin/include/cdefBF542M.h
libgloss/bfin/include/cdefBF544.h
libgloss/bfin/include/cdefBF544M.h
libgloss/bfin/include/cdefBF547.h
libgloss/bfin/include/cdefBF547M.h
libgloss/bfin/include/cdefBF548.h
libgloss/bfin/include/cdefBF548M.h
libgloss/bfin/include/cdefBF549.h
libgloss/bfin/include/cdefBF549M.h
libgloss/bfin/include/cdefBF54x_base.h
libgloss/bfin/include/cdefBF561.h
libgloss/bfin/include/cdefBF592-A.h
libgloss/bfin/include/cdefBF59x_base.h
libgloss/bfin/include/cdefBF606.h
libgloss/bfin/include/cdefBF607.h
libgloss/bfin/include/cdefBF608.h
libgloss/bfin/include/cdefBF609.h
libgloss/bfin/include/cdef_LPBlackfin.h
libgloss/bfin/include/cdefblackfin.h
libgloss/bfin/include/cplb.h
libgloss/bfin/include/cplbtab.h
libgloss/bfin/include/defBF504.h
libgloss/bfin/include/defBF504F.h
libgloss/bfin/include/defBF506F.h
libgloss/bfin/include/defBF50x_base.h
libgloss/bfin/include/defBF512.h
libgloss/bfin/include/defBF514.h
libgloss/bfin/include/defBF516.h
libgloss/bfin/include/defBF518.h
libgloss/bfin/include/defBF51x_base.h
libgloss/bfin/include/defBF522.h
libgloss/bfin/include/defBF523.h
libgloss/bfin/include/defBF524.h
libgloss/bfin/include/defBF525.h
libgloss/bfin/include/defBF526.h
libgloss/bfin/include/defBF527.h
libgloss/bfin/include/defBF52x_base.h
libgloss/bfin/include/defBF531.h
libgloss/bfin/include/defBF532.h
libgloss/bfin/include/defBF533.h
libgloss/bfin/include/defBF534.h
libgloss/bfin/include/defBF535.h
libgloss/bfin/include/defBF536.h
libgloss/bfin/include/defBF537.h
libgloss/bfin/include/defBF538.h
libgloss/bfin/include/defBF539.h
libgloss/bfin/include/defBF542.h
libgloss/bfin/include/defBF542M.h
libgloss/bfin/include/defBF544.h
libgloss/bfin/include/defBF544M.h
libgloss/bfin/include/defBF547.h
libgloss/bfin/include/defBF547M.h
libgloss/bfin/include/defBF548.h
libgloss/bfin/include/defBF548M.h
libgloss/bfin/include/defBF549.h
libgloss/bfin/include/defBF549M.h
libgloss/bfin/include/defBF54x_base.h
libgloss/bfin/include/defBF561.h
libgloss/bfin/include/defBF592-A.h
libgloss/bfin/include/defBF59x_base.h
libgloss/bfin/include/defBF606.h
libgloss/bfin/include/defBF607.h
libgloss/bfin/include/defBF608.h
libgloss/bfin/include/defBF609.h
libgloss/bfin/include/def_LPBlackfin.h
libgloss/bfin/include/defblackfin.h
libgloss/bfin/include/sys/_adi_platform.h
libgloss/bfin/include/sys/anomaly_macros_rtl.h
libgloss/bfin/include/sys/excause.h
libgloss/bfin/include/sys/exception.h
libgloss/bfin/include/sys/mc_typedef.h
libgloss/bfin/include/sys/platform.h
libgloss/bfin/include/sys/pll.h
libgloss/bfin/include/sysreg.h
libgloss/bfin/syscalls.c
libgloss/close.c
libgloss/config/default.mh
libgloss/config/default.mt
libgloss/config/dos.mh
libgloss/config/mips.mt
libgloss/config/mn10200.mt
libgloss/config/mn10300.mt
libgloss/config/ppc.mh
libgloss/config/xc16x.mt
libgloss/configure
libgloss/configure.in
libgloss/cr16/Makefile.in
libgloss/cr16/_exit.c
libgloss/cr16/_getenv.c
libgloss/cr16/_rename.c
libgloss/cr16/aclocal.m4
libgloss/cr16/close.c
libgloss/cr16/configure
libgloss/cr16/configure.in
libgloss/cr16/crt1.S
libgloss/cr16/crti.S
libgloss/cr16/crtn.S
libgloss/cr16/dvz_hndl.c
libgloss/cr16/flg_hndl.c
libgloss/cr16/fstat.c
libgloss/cr16/getpid.c
libgloss/cr16/iad_hndl.c
libgloss/cr16/intable.c
libgloss/cr16/isatty.c
libgloss/cr16/kill.c
libgloss/cr16/lseek.c
libgloss/cr16/open.c
libgloss/cr16/putnum.c
libgloss/cr16/read.c
libgloss/cr16/sbrk.c
libgloss/cr16/sim.ld
libgloss/cr16/stat.c
libgloss/cr16/svc_hndl.c
libgloss/cr16/sys/syscall.h
libgloss/cr16/time.c
libgloss/cr16/und_hndl.c
libgloss/cr16/unlink.c
libgloss/cr16/write.c
libgloss/cris/Makefile.in
libgloss/cris/aclocal.m4
libgloss/cris/configure
libgloss/cris/configure.in
libgloss/cris/crt0.S
libgloss/cris/crti.c
libgloss/cris/crtn.c
libgloss/cris/gensyscalls
libgloss/cris/irqtable.S
libgloss/cris/lcrt0.c
libgloss/cris/linunistd.h
libgloss/cris/outbyte.c
libgloss/cris/setup.S
libgloss/crx/Makefile.in
libgloss/crx/_exit.c
libgloss/crx/_getenv.c
libgloss/crx/_rename.c
libgloss/crx/aclocal.m4
libgloss/crx/close.c
libgloss/crx/configure
libgloss/crx/configure.in
libgloss/crx/crt0.S
libgloss/crx/crti.S
libgloss/crx/crtn.S
libgloss/crx/dvz_hndl.c
libgloss/crx/flg_hndl.c
libgloss/crx/fstat.c
libgloss/crx/getpid.c
libgloss/crx/iad_hndl.c
libgloss/crx/intable.c
libgloss/crx/isatty.c
libgloss/crx/kill.c
libgloss/crx/lseek.c
libgloss/crx/open.c
libgloss/crx/putnum.c
libgloss/crx/read.c
libgloss/crx/sbrk.c
libgloss/crx/sim.ld
libgloss/crx/stat.c
libgloss/crx/svc_hndl.c
libgloss/crx/time.c
libgloss/crx/und_hndl.c
libgloss/crx/unlink.c
libgloss/crx/write.c
libgloss/d30v/Makefile.in
libgloss/d30v/aclocal.m4
libgloss/d30v/configure
libgloss/d30v/configure.in
libgloss/d30v/crt0.S
libgloss/d30v/inbyte.c
libgloss/d30v/outbyte.c
libgloss/d30v/syscalls.c
libgloss/debug.c
libgloss/debug.h
libgloss/doc/Makefile.in
libgloss/doc/configure
libgloss/doc/configure.in
libgloss/doc/porting.texi
libgloss/epiphany/Makefile.in
libgloss/epiphany/_exit.S
libgloss/epiphany/_exit.c
libgloss/epiphany/_isatty.c
libgloss/epiphany/access.c
libgloss/epiphany/aclocal.m4
libgloss/epiphany/close.c
libgloss/epiphany/config.h.in
libgloss/epiphany/configure
libgloss/epiphany/configure.in
libgloss/epiphany/crt0.S
libgloss/epiphany/environ.c
libgloss/epiphany/epiphany-config.h
libgloss/epiphany/epiphany-ivthandlers.S
libgloss/epiphany/epiphany-syscalls.c
libgloss/epiphany/epiphany-syscalls.h
libgloss/epiphany/execve.c
libgloss/epiphany/fork.c
libgloss/epiphany/fstat.c
libgloss/epiphany/getpid.c
libgloss/epiphany/gettimeofday.c
libgloss/epiphany/kill.c
libgloss/epiphany/link.c
libgloss/epiphany/lseek.c
libgloss/epiphany/open.c
libgloss/epiphany/read.c
libgloss/epiphany/sbrk.c
libgloss/epiphany/stat.c
libgloss/epiphany/times.c
libgloss/epiphany/unlink.c
libgloss/epiphany/wait.c
libgloss/epiphany/write.c
libgloss/fr30/Makefile.in
libgloss/fr30/aclocal.m4
libgloss/fr30/configure
libgloss/fr30/configure.in
libgloss/fr30/crt0.s
libgloss/fr30/syscalls.c
libgloss/frv/Makefile.in
libgloss/frv/aclocal.m4
libgloss/frv/configure
libgloss/frv/configure.in
libgloss/frv/crt0.S
libgloss/frv/fstat.c
libgloss/frv/getpid.c
libgloss/frv/isatty.c
libgloss/frv/kill.c
libgloss/frv/print.c
libgloss/frv/putnum.c
libgloss/frv/sbrk.c
libgloss/frv/sim-close.S
libgloss/frv/sim-exit.S
libgloss/frv/sim-inbyte.c
libgloss/frv/sim-lseek.S
libgloss/frv/sim-open.S
libgloss/frv/sim-read.S
libgloss/frv/sim-time.c
libgloss/frv/sim-unlink.S
libgloss/frv/sim-write.S
libgloss/frv/stat.c
libgloss/fstat.c
libgloss/getpid.c
libgloss/glue.h
libgloss/hp74x/Makefile.in
libgloss/hp74x/README
libgloss/hp74x/aclocal.m4
libgloss/hp74x/checksum.c
libgloss/hp74x/configure
libgloss/hp74x/configure.in
libgloss/hp74x/crt0.s
libgloss/hp74x/debugger.h
libgloss/hp74x/debugger.s
libgloss/hp74x/diagnose.h
libgloss/hp74x/hppa-defs.h
libgloss/hp74x/hppa.ld
libgloss/hp74x/io.c
libgloss/hp74x/iva_table.h
libgloss/hp74x/iva_table.s
libgloss/hp74x/pa_stub.c
libgloss/hp74x/test.c
libgloss/i386/Makefile.in
libgloss/i386/aclocal.m4
libgloss/i386/configure
libgloss/i386/configure.in
libgloss/i386/cygmon-crt0.S
libgloss/i386/cygmon-gmon.c
libgloss/i386/cygmon-gmon.h
libgloss/i386/cygmon-salib.c
libgloss/i386/cygmon-syscall.h
libgloss/i386/cygmon.ld
libgloss/i960/Makefile.in
libgloss/i960/aclocal.m4
libgloss/i960/asm.h
libgloss/i960/configure
libgloss/i960/configure.in
libgloss/i960/crt0.c
libgloss/i960/mon-read.c
libgloss/i960/mon-syscalls.S
libgloss/i960/mon-write.c
libgloss/i960/mon960.c
libgloss/i960/mon960.ld
libgloss/i960/syscall.h
libgloss/iq2000/Makefile.in
libgloss/iq2000/_exit.c
libgloss/iq2000/access.c
libgloss/iq2000/aclocal.m4
libgloss/iq2000/chmod.c
libgloss/iq2000/chown.c
libgloss/iq2000/close.c
libgloss/iq2000/configure
libgloss/iq2000/configure.in
libgloss/iq2000/creat.c
libgloss/iq2000/crt0.S
libgloss/iq2000/crt1.c
libgloss/iq2000/execv.c
libgloss/iq2000/execve.c
libgloss/iq2000/fork.c
libgloss/iq2000/fstat.c
libgloss/iq2000/getpid.c
libgloss/iq2000/gettime.c
libgloss/iq2000/isatty.c
libgloss/iq2000/kill.c
libgloss/iq2000/lseek.c
libgloss/iq2000/open.c
libgloss/iq2000/pipe.c
libgloss/iq2000/read.c
libgloss/iq2000/sbrk.c
libgloss/iq2000/sim.ld
libgloss/iq2000/stat.c
libgloss/iq2000/test.c
libgloss/iq2000/time.c
libgloss/iq2000/times.c
libgloss/iq2000/trap.c
libgloss/iq2000/trap.h
libgloss/iq2000/unlink.c
libgloss/iq2000/utime.c
libgloss/iq2000/wait.c
libgloss/iq2000/write.c
libgloss/isatty.c
libgloss/kill.c
libgloss/libnosys/Makefile.in
libgloss/libnosys/_exit.c
libgloss/libnosys/acconfig.h
libgloss/libnosys/aclocal.m4
libgloss/libnosys/chown.c
libgloss/libnosys/close.c
libgloss/libnosys/config.h.in
libgloss/libnosys/configure
libgloss/libnosys/configure.in
libgloss/libnosys/environ.c
libgloss/libnosys/errno.c
libgloss/libnosys/execve.c
libgloss/libnosys/fork.c
libgloss/libnosys/fstat.c
libgloss/libnosys/getpid.c
libgloss/libnosys/gettod.c
libgloss/libnosys/isatty.c
libgloss/libnosys/kill.c
libgloss/libnosys/link.c
libgloss/libnosys/lseek.c
libgloss/libnosys/open.c
libgloss/libnosys/read.c
libgloss/libnosys/readlink.c
libgloss/libnosys/sbrk.c
libgloss/libnosys/stat.c
libgloss/libnosys/symlink.c
libgloss/libnosys/times.c
libgloss/libnosys/unlink.c
libgloss/libnosys/wait.c
libgloss/libnosys/warning.h
libgloss/libnosys/write.c
libgloss/lm32/Makefile.in
libgloss/lm32/aclocal.m4
libgloss/lm32/configure
libgloss/lm32/configure.in
libgloss/lm32/crt0.S
libgloss/lm32/isatty.c
libgloss/lm32/scall.S
libgloss/lm32/sim.ld
libgloss/lseek.c
libgloss/m32c/Makefile.in
libgloss/m32c/abort.S
libgloss/m32c/aclocal.m4
libgloss/m32c/argv.S
libgloss/m32c/argvlen.S
libgloss/m32c/chdir.S
libgloss/m32c/chmod.S
libgloss/m32c/close.S
libgloss/m32c/configure
libgloss/m32c/configure.in
libgloss/m32c/crt0.S
libgloss/m32c/crtn.S
libgloss/m32c/exit.S
libgloss/m32c/fstat.S
libgloss/m32c/genscript
libgloss/m32c/getpid.S
libgloss/m32c/gettimeofday.S
libgloss/m32c/heaptop.S
libgloss/m32c/isatty.S
libgloss/m32c/kill.S
libgloss/m32c/link.S
libgloss/m32c/lseek.S
libgloss/m32c/m32c.tmpl
libgloss/m32c/m32csys.h
libgloss/m32c/open.S
libgloss/m32c/read.S
libgloss/m32c/sample.c
libgloss/m32c/sbrk.c
libgloss/m32c/stat.S
libgloss/m32c/time.S
libgloss/m32c/times.S
libgloss/m32c/unlink.S
libgloss/m32c/utime.S
libgloss/m32c/varvects.S
libgloss/m32c/varvects.h
libgloss/m32c/write.S
libgloss/m32r/Makefile.in
libgloss/m32r/aclocal.m4
libgloss/m32r/chmod.c
libgloss/m32r/close.c
libgloss/m32r/configure
libgloss/m32r/configure.in
libgloss/m32r/crt0.S
libgloss/m32r/eit.h
libgloss/m32r/eva-stub.ld
libgloss/m32r/eva.ld
libgloss/m32r/exit.c
libgloss/m32r/fstat.c
libgloss/m32r/getpid.c
libgloss/m32r/isatty.c
libgloss/m32r/kill.c
libgloss/m32r/lseek.c
libgloss/m32r/m32r-lib.c
libgloss/m32r/m32r-stub.c
libgloss/m32r/mon.specs
libgloss/m32r/open.c
libgloss/m32r/raise.c
libgloss/m32r/read.c
libgloss/m32r/sbrk.c
libgloss/m32r/stat.c
libgloss/m32r/trap0.S
libgloss/m32r/trapmon0.c
libgloss/m32r/unlink.c
libgloss/m32r/utime.c
libgloss/m32r/write.c
libgloss/m68hc11/Makefile.in
libgloss/m68hc11/aclocal.m4
libgloss/m68hc11/configure
libgloss/m68hc11/configure.in
libgloss/m68hc11/crt0.S
libgloss/m68hc11/sci-inout.S
libgloss/m68hc11/sim-valid-m68hc11.ld
libgloss/m68hc11/sim-valid-m68hc12.ld
libgloss/m68hc11/syscalls.c
libgloss/m68k/Makefile.in
libgloss/m68k/README
libgloss/m68k/aclocal.m4
libgloss/m68k/asm.h
libgloss/m68k/bcc.ld
libgloss/m68k/cf-crt0.S
libgloss/m68k/cf-crt1.c
libgloss/m68k/cf-exit.c
libgloss/m68k/cf-hosted.S
libgloss/m68k/cf-isrs.c
libgloss/m68k/cf-isv.S
libgloss/m68k/cf-sbrk.c
libgloss/m68k/cf.sc
libgloss/m68k/configure
libgloss/m68k/configure.in
libgloss/m68k/cpu32bug.S
libgloss/m68k/cpu32bug.h
libgloss/m68k/crt0.S
libgloss/m68k/dtor.C
libgloss/m68k/fido-_exit.c
libgloss/m68k/fido-crt0.S
libgloss/m68k/fido-handler.c
libgloss/m68k/fido-hosted.S
libgloss/m68k/fido-sbrk.c
libgloss/m68k/fido.h
libgloss/m68k/fido.sc
libgloss/m68k/fido_profiling.h
libgloss/m68k/idp-inbyte.c
libgloss/m68k/idp-outbyte.c
libgloss/m68k/idp.ld
libgloss/m68k/idpgdb.ld
libgloss/m68k/io-close.c
libgloss/m68k/io-exit.c
libgloss/m68k/io-fstat.c
libgloss/m68k/io-gdb.c
libgloss/m68k/io-gettimeofday.c
libgloss/m68k/io-isatty.c
libgloss/m68k/io-lseek.c
libgloss/m68k/io-open.c
libgloss/m68k/io-read.c
libgloss/m68k/io-rename.c
libgloss/m68k/io-stat.c
libgloss/m68k/io-system.c
libgloss/m68k/io-time.c
libgloss/m68k/io-unlink.c
libgloss/m68k/io-write.c
libgloss/m68k/io.h
libgloss/m68k/leds.c
libgloss/m68k/leds.h
libgloss/m68k/mc68681reg.h
libgloss/m68k/mc68ec.c
libgloss/m68k/mvme-stub.c
libgloss/m68k/mvme.S
libgloss/m68k/mvme135-asm.S
libgloss/m68k/mvme135.ld
libgloss/m68k/mvme162.ld
libgloss/m68k/mvme162lx-asm.S
libgloss/m68k/sbc5204.ld
libgloss/m68k/sbc5206.ld
libgloss/m68k/sim-abort.c
libgloss/m68k/sim-crt0.S
libgloss/m68k/sim-errno.c
libgloss/m68k/sim-funcs.c
libgloss/m68k/sim-inbyte.c
libgloss/m68k/sim-print.c
libgloss/m68k/sim-sbrk.c
libgloss/m68k/sim.ld
libgloss/m68k/simulator.S
libgloss/m68k/test.c
libgloss/mcore/Makefile.in
libgloss/mcore/aclocal.m4
libgloss/mcore/close.c
libgloss/mcore/cmb-exit.c
libgloss/mcore/cmb-inbyte.c
libgloss/mcore/cmb-outbyte.c
libgloss/mcore/configure
libgloss/mcore/configure.in
libgloss/mcore/crt0.S
libgloss/mcore/elf-cmb.ld
libgloss/mcore/elf-cmb.specs
libgloss/mcore/fstat.c
libgloss/mcore/getpid.c
libgloss/mcore/kill.c
libgloss/mcore/lseek.c
libgloss/mcore/open.c
libgloss/mcore/pe-cmb.ld
libgloss/mcore/pe-cmb.specs
libgloss/mcore/print.c
libgloss/mcore/putnum.c
libgloss/mcore/raise.c
libgloss/mcore/read.c
libgloss/mcore/sbrk.c
libgloss/mcore/stat.c
libgloss/mcore/syscalls.S
libgloss/mcore/unlink.c
libgloss/mcore/write.c
libgloss/mep/Makefile.in
libgloss/mep/aclocal.m4
libgloss/mep/configure
libgloss/mep/configure.in
libgloss/mep/crt0.S
libgloss/mep/crtn.S
libgloss/mep/default.ld
libgloss/mep/fmax.ld
libgloss/mep/gcov-io.h
libgloss/mep/gmap_default.ld
libgloss/mep/h_reset.c
libgloss/mep/handlers.c
libgloss/mep/isatty.c
libgloss/mep/mep-bb.c
libgloss/mep/mep-gmon.c
libgloss/mep/min.ld
libgloss/mep/read.c
libgloss/mep/sbrk.c
libgloss/mep/sdram-crt0.S
libgloss/mep/sim-crt0.S
libgloss/mep/sim-crtn.S
libgloss/mep/simnovec-crt0.S
libgloss/mep/simple.ld
libgloss/mep/simsdram-crt0.S
libgloss/mep/syscalls.S
libgloss/mep/write.c
libgloss/microblaze/Makefile.in
libgloss/microblaze/_exception_handler.S
libgloss/microblaze/_hw_exception_handler.S
libgloss/microblaze/_interrupt_handler.S
libgloss/microblaze/_program_clean.S
libgloss/microblaze/_program_init.S
libgloss/microblaze/configure
libgloss/microblaze/configure.in
libgloss/microblaze/crt0.S
libgloss/microblaze/crt1.S
libgloss/microblaze/crt2.S
libgloss/microblaze/crt3.S
libgloss/microblaze/crt4.S
libgloss/microblaze/crtinit.S
libgloss/microblaze/elf-gloss-linux.ld
libgloss/microblaze/elf-gloss-linux.specs
libgloss/microblaze/linux-crt0.S
libgloss/microblaze/linux-inbyte.c
libgloss/microblaze/linux-outbyte.c
libgloss/microblaze/linux-syscalls-wrap.c
libgloss/microblaze/linux-syscalls.S
libgloss/microblaze/linux-syscalls.h
libgloss/microblaze/pgcrtinit.S
libgloss/microblaze/sbrk.c
libgloss/microblaze/sim-crtinit.S
libgloss/microblaze/sim-pgcrtinit.S
libgloss/microblaze/timer.c
libgloss/microblaze/xil_malloc.c
libgloss/microblaze/xil_printf.c
libgloss/microblaze/xil_sbrk.c
libgloss/microblaze/xilinx.ld
libgloss/mips/Makefile.in
libgloss/mips/aclocal.m4
libgloss/mips/array-io.c
libgloss/mips/array.ld
libgloss/mips/cfe.c
libgloss/mips/cfe.ld
libgloss/mips/cfe_api.c
libgloss/mips/cfe_api.h
libgloss/mips/cfe_api_int.h
libgloss/mips/cfe_error.h
libgloss/mips/cfe_mem.c
libgloss/mips/cma101.c
libgloss/mips/configure
libgloss/mips/configure.in
libgloss/mips/crt0.S
libgloss/mips/crt0_cfe.S
libgloss/mips/crt0_cygmon.S
libgloss/mips/cygmon.c
libgloss/mips/ddb-kseg0.ld
libgloss/mips/ddb.ld
libgloss/mips/dtor.C
libgloss/mips/dve.ld
libgloss/mips/dvemon.c
libgloss/mips/entry.S
libgloss/mips/idt.ld
libgloss/mips/idt32.ld
libgloss/mips/idt64.ld
libgloss/mips/idtecoff.ld
libgloss/mips/idtmon.S
libgloss/mips/jmr3904-io.c
libgloss/mips/jmr3904app-java.ld
libgloss/mips/jmr3904app.ld
libgloss/mips/jmr3904dram-java.ld
libgloss/mips/jmr3904dram.ld
libgloss/mips/lsi.ld
libgloss/mips/lsipmon.S
libgloss/mips/mti32.ld
libgloss/mips/mti64.ld
libgloss/mips/mti64_64.ld
libgloss/mips/mti64_n32.ld
libgloss/mips/nullmon.c
libgloss/mips/nullmon.ld
libgloss/mips/pmon.S
libgloss/mips/pmon.ld
libgloss/mips/regs.S
libgloss/mips/sde32.ld
libgloss/mips/sde64.ld
libgloss/mips/syscalls.c
libgloss/mips/test.c
libgloss/mips/vr4300.S
libgloss/mips/vr5xxx.S
libgloss/mn10200/Makefile.in
libgloss/mn10200/_exit.c
libgloss/mn10200/access.c
libgloss/mn10200/aclocal.m4
libgloss/mn10200/chmod.c
libgloss/mn10200/chown.c
libgloss/mn10200/close.c
libgloss/mn10200/configure
libgloss/mn10200/configure.in
libgloss/mn10200/creat.c
libgloss/mn10200/crt0.S
libgloss/mn10200/crt1.c
libgloss/mn10200/eval.ld
libgloss/mn10200/execv.c
libgloss/mn10200/execve.c
libgloss/mn10200/fork.c
libgloss/mn10200/fstat.c
libgloss/mn10200/getpid.c
libgloss/mn10200/gettime.c
libgloss/mn10200/isatty.c
libgloss/mn10200/kill.c
libgloss/mn10200/lseek.c
libgloss/mn10200/open.c
libgloss/mn10200/pipe.c
libgloss/mn10200/read.c
libgloss/mn10200/sbrk.c
libgloss/mn10200/sim.ld
libgloss/mn10200/stat.c
libgloss/mn10200/test.c
libgloss/mn10200/time.c
libgloss/mn10200/times.c
libgloss/mn10200/trap.S
libgloss/mn10200/trap.h
libgloss/mn10200/unlink.c
libgloss/mn10200/utime.c
libgloss/mn10200/wait.c
libgloss/mn10200/write.c
libgloss/mn10300/Makefile.in
libgloss/mn10300/_exit.c
libgloss/mn10300/access.c
libgloss/mn10300/aclocal.m4
libgloss/mn10300/asb2303.ld
libgloss/mn10300/asb2305.ld
libgloss/mn10300/chmod.c
libgloss/mn10300/chown.c
libgloss/mn10300/close.c
libgloss/mn10300/configure
libgloss/mn10300/configure.in
libgloss/mn10300/creat.c
libgloss/mn10300/crt0-eval.S
libgloss/mn10300/crt0.S
libgloss/mn10300/crt0_cygmon.S
libgloss/mn10300/crt0_redboot.S
libgloss/mn10300/crt1.c
libgloss/mn10300/cygmon.c
libgloss/mn10300/eval.ld
libgloss/mn10300/execv.c
libgloss/mn10300/execve.c
libgloss/mn10300/fork.c
libgloss/mn10300/fstat.c
libgloss/mn10300/getpid.c
libgloss/mn10300/gettime.c
libgloss/mn10300/isatty.c
libgloss/mn10300/kill.c
libgloss/mn10300/lseek.c
libgloss/mn10300/open.c
libgloss/mn10300/pipe.c
libgloss/mn10300/read.c
libgloss/mn10300/sbrk.c
libgloss/mn10300/sim.ld
libgloss/mn10300/stat.c
libgloss/mn10300/test.c
libgloss/mn10300/time.c
libgloss/mn10300/times.c
libgloss/mn10300/trap.S
libgloss/mn10300/trap.h
libgloss/mn10300/unlink.c
libgloss/mn10300/utime.c
libgloss/mn10300/wait.c
libgloss/mn10300/write.c
libgloss/moxie/Makefile.in
libgloss/moxie/aclocal.m4
libgloss/moxie/configure
libgloss/moxie/configure.in
libgloss/moxie/crt0.S
libgloss/moxie/fstat.c
libgloss/moxie/getpid.c
libgloss/moxie/isatty.c
libgloss/moxie/kill.c
libgloss/moxie/moxie-elf-common.ld
libgloss/moxie/print.c
libgloss/moxie/putnum.c
libgloss/moxie/qemu-time.c
libgloss/moxie/qemu-write.c
libgloss/moxie/qemu.ld
libgloss/moxie/sbrk.c
libgloss/moxie/sim-close.S
libgloss/moxie/sim-exit.S
libgloss/moxie/sim-inbyte.c
libgloss/moxie/sim-lseek.S
libgloss/moxie/sim-lseek.c
libgloss/moxie/sim-open.S
libgloss/moxie/sim-read.S
libgloss/moxie/sim-time.c
libgloss/moxie/sim-unlink.S
libgloss/moxie/sim-write.S
libgloss/moxie/sim.ld
libgloss/moxie/stat.c
libgloss/msp430/Makefile.in
libgloss/msp430/cio.c
libgloss/msp430/cio.h
libgloss/msp430/configure
libgloss/msp430/configure.in
libgloss/msp430/crt0.S
libgloss/msp430/crtn.S
libgloss/msp430/gcrt0.S
libgloss/msp430/memmodel.h
libgloss/msp430/msp430-sim.ld
libgloss/msp430/msp430.ld
libgloss/msp430/msp430F5438A-l.ld
libgloss/msp430/msp430F5438A-s.ld
libgloss/msp430/msp430xl-sim.ld
libgloss/msp430/nosyscalls.S
libgloss/msp430/sbrk.c
libgloss/msp430/syscalls.S
libgloss/msp430/write.c
libgloss/mt/16-002.ld
libgloss/mt/16-003.ld
libgloss/mt/64-001.ld
libgloss/mt/Makefile.in
libgloss/mt/access.c
libgloss/mt/aclocal.m4
libgloss/mt/chmod.c
libgloss/mt/close.c
libgloss/mt/configure
libgloss/mt/configure.in
libgloss/mt/crt0-16-002.S
libgloss/mt/crt0-16-003.S
libgloss/mt/crt0-64-001.S
libgloss/mt/crt0-ms2.S
libgloss/mt/crt0.S
libgloss/mt/exit-16-002.c
libgloss/mt/exit-16-003.c
libgloss/mt/exit-64-001.c
libgloss/mt/exit-ms2.c
libgloss/mt/exit.c
libgloss/mt/fstat.c
libgloss/mt/getpid.c
libgloss/mt/gettime.c
libgloss/mt/isatty.c
libgloss/mt/kill.c
libgloss/mt/lseek.c
libgloss/mt/ms2.ld
libgloss/mt/open.c
libgloss/mt/read.c
libgloss/mt/sbrk.c
libgloss/mt/startup-16-002.S
libgloss/mt/startup-16-003.S
libgloss/mt/startup-64-001.S
libgloss/mt/startup-ms2.S
libgloss/mt/stat.c
libgloss/mt/time.c
libgloss/mt/times.c
libgloss/mt/trap.S
libgloss/mt/trap.h
libgloss/mt/unlink.c
libgloss/mt/utime.c
libgloss/mt/write.c
libgloss/nds32/Makefile.in
libgloss/nds32/aclocal.m4
libgloss/nds32/configure
libgloss/nds32/configure.in
libgloss/nds32/crt0.S
libgloss/nds32/crt1.S
libgloss/nds32/syscall_argv.S
libgloss/nds32/syscall_argvlen.S
libgloss/nds32/syscall_chdir.S
libgloss/nds32/syscall_chmod.S
libgloss/nds32/syscall_close.S
libgloss/nds32/syscall_exit.S
libgloss/nds32/syscall_extra.h
libgloss/nds32/syscall_fstat.S
libgloss/nds32/syscall_getpid.S
libgloss/nds32/syscall_gettimeofday.S
libgloss/nds32/syscall_isatty.S
libgloss/nds32/syscall_kill.S
libgloss/nds32/syscall_link.S
libgloss/nds32/syscall_lseek.S
libgloss/nds32/syscall_open.S
libgloss/nds32/syscall_read.S
libgloss/nds32/syscall_rename.S
libgloss/nds32/syscall_sbrk.S
libgloss/nds32/syscall_stat.S
libgloss/nds32/syscall_system.S
libgloss/nds32/syscall_time.S
libgloss/nds32/syscall_times.S
libgloss/nds32/syscall_unlink.S
libgloss/nds32/syscall_utime.S
libgloss/nds32/syscall_write.S
libgloss/open.c
libgloss/pa/Makefile.in
libgloss/pa/README
libgloss/pa/aclocal.m4
libgloss/pa/configure
libgloss/pa/configure.in
libgloss/pa/crt0.S
libgloss/pa/hp-milli.s
libgloss/pa/op50n-io.S
libgloss/pa/op50n.h
libgloss/pa/op50n.ld
libgloss/pa/op50nled.c
libgloss/pa/setjmp.S
libgloss/pa/test.c
libgloss/pa/w89k-io.c
libgloss/pa/w89k.h
libgloss/pa/w89k.ld
libgloss/print.c
libgloss/putnum.c
libgloss/read.c
libgloss/rl78/Makefile.in
libgloss/rl78/abort.S
libgloss/rl78/argv.S
libgloss/rl78/argvlen.S
libgloss/rl78/chdir.S
libgloss/rl78/chmod.S
libgloss/rl78/close.S
libgloss/rl78/configure
libgloss/rl78/configure.in
libgloss/rl78/crt0.S
libgloss/rl78/crtn.S
libgloss/rl78/exit.S
libgloss/rl78/fstat.S
libgloss/rl78/gcrt0.S
libgloss/rl78/getpid.S
libgloss/rl78/gettimeofday.S
libgloss/rl78/isatty.S
libgloss/rl78/kill.S
libgloss/rl78/link.S
libgloss/rl78/lseek.S
libgloss/rl78/mcount.c
libgloss/rl78/open.S
libgloss/rl78/read.S
libgloss/rl78/rl78-sim.ld
libgloss/rl78/rl78-sys.h
libgloss/rl78/rl78.ld
libgloss/rl78/sbrk.c
libgloss/rl78/stat.S
libgloss/rl78/time.S
libgloss/rl78/times.S
libgloss/rl78/unlink.S
libgloss/rl78/utime.S
libgloss/rl78/write.c
libgloss/rs6000/Makefile.in
libgloss/rs6000/aclocal.m4
libgloss/rs6000/ads-exit.S
libgloss/rs6000/ads-io.c
libgloss/rs6000/ads.ld
libgloss/rs6000/configure
libgloss/rs6000/configure.in
libgloss/rs6000/crt0.S
libgloss/rs6000/mbx-exit.c
libgloss/rs6000/mbx-inbyte.c
libgloss/rs6000/mbx-outbyte.c
libgloss/rs6000/mbx-print.c
libgloss/rs6000/mbx.ld
libgloss/rs6000/mbx.specs
libgloss/rs6000/mcount.S
libgloss/rs6000/mvme-errno.c
libgloss/rs6000/mvme-exit.S
libgloss/rs6000/mvme-inbyte.S
libgloss/rs6000/mvme-outbyte.S
libgloss/rs6000/mvme-print.c
libgloss/rs6000/mvme-read.c
libgloss/rs6000/sim-abort.c
libgloss/rs6000/sim-crt0.S
libgloss/rs6000/sim-errno.c
libgloss/rs6000/sim-getrusage.S
libgloss/rs6000/sim-inbyte.c
libgloss/rs6000/sim-print.c
libgloss/rs6000/sim-sbrk.c
libgloss/rs6000/sim-times.c
libgloss/rs6000/simulator.S
libgloss/rs6000/sol-cfuncs.c
libgloss/rs6000/sol-syscall.S
libgloss/rs6000/test.c
libgloss/rs6000/xil-crt0.S
libgloss/rs6000/xilinx.ld
libgloss/rs6000/xilinx440.ld
libgloss/rs6000/yellowknife.ld
libgloss/rx/Makefile.in
libgloss/rx/abort.S
libgloss/rx/argv.S
libgloss/rx/argvlen.S
libgloss/rx/chdir.S
libgloss/rx/chmod.S
libgloss/rx/close.S
libgloss/rx/configure
libgloss/rx/configure.in
libgloss/rx/crt0.S
libgloss/rx/crtn.S
libgloss/rx/exit.S
libgloss/rx/fstat.S
libgloss/rx/gcrt0.S
libgloss/rx/getpid.S
libgloss/rx/gettimeofday.S
libgloss/rx/heaptop.S
libgloss/rx/isatty.S
libgloss/rx/kill.S
libgloss/rx/link.S
libgloss/rx/lseek.S
libgloss/rx/mcount.c
libgloss/rx/open.S
libgloss/rx/read.S
libgloss/rx/rx-sim.ld
libgloss/rx/rx.ld
libgloss/rx/rxsys.h
libgloss/rx/sbrk.c
libgloss/rx/sigprocmask.S
libgloss/rx/sleep.S
libgloss/rx/stat.S
libgloss/rx/time.S
libgloss/rx/times.S
libgloss/rx/unlink.S
libgloss/rx/utime.S
libgloss/rx/write.S
libgloss/sbrk.c
libgloss/sh/sh1lcevb.ld
libgloss/sh/sh2lcevb.ld
libgloss/sh/sh3bb.ld
libgloss/sh/sh3lcevb.ld
libgloss/sparc/Makefile.in
libgloss/sparc/aclocal.m4
libgloss/sparc/asm.h
libgloss/sparc/cache.c
libgloss/sparc/configure
libgloss/sparc/configure.in
libgloss/sparc/crt0-701.S
libgloss/sparc/crt0.S
libgloss/sparc/cygmon-crt0.S
libgloss/sparc/cygmon-salib.c
libgloss/sparc/cygmon-sparc64-ld.src
libgloss/sparc/cygmon.ld.src
libgloss/sparc/dtor.C
libgloss/sparc/elfsim.ld
libgloss/sparc/erc32-crt0.S
libgloss/sparc/erc32-io.c
libgloss/sparc/erc32-stub.c
libgloss/sparc/erc32.ld
libgloss/sparc/ex930.ld
libgloss/sparc/ex931.ld
libgloss/sparc/ex934.ld
libgloss/sparc/fixctors.c
libgloss/sparc/libsys/Makefile.in
libgloss/sparc/libsys/_exit.S
libgloss/sparc/libsys/aclocal.m4
libgloss/sparc/libsys/cerror.S
libgloss/sparc/libsys/configure
libgloss/sparc/libsys/configure.in
libgloss/sparc/libsys/isatty.c
libgloss/sparc/libsys/libsys-crt0.S
libgloss/sparc/libsys/sbrk.S
libgloss/sparc/libsys/syscall.h
libgloss/sparc/libsys/syscallasm.h
libgloss/sparc/libsys/template.S
libgloss/sparc/libsys/template_r.S
libgloss/sparc/salib-701.c
libgloss/sparc/salib.c
libgloss/sparc/slite.h
libgloss/sparc/sparc-stub.c
libgloss/sparc/sparc86x.ld
libgloss/sparc/sparcl-stub.c
libgloss/sparc/sparclet-stub.c
libgloss/sparc/sparclite.h
libgloss/sparc/sysc-701.c
libgloss/sparc/syscalls.c
libgloss/sparc/test.c
libgloss/sparc/traps.S
libgloss/sparc/tsc701.ld
libgloss/sparc_leon/Makefile.in
libgloss/sparc_leon/_exit.c
libgloss/sparc_leon/aclocal.m4
libgloss/sparc_leon/amba.c
libgloss/sparc_leon/amba_dbg.c
libgloss/sparc_leon/amba_driver.c
libgloss/sparc_leon/amba_scan.c
libgloss/sparc_leon/asm-leon/amba.h
libgloss/sparc_leon/asm-leon/asmmacro.h
libgloss/sparc_leon/asm-leon/clock.h
libgloss/sparc_leon/asm-leon/contextswitch.h
libgloss/sparc_leon/asm-leon/elfmacro.h
libgloss/sparc_leon/asm-leon/head.h
libgloss/sparc_leon/asm-leon/irq.h
libgloss/sparc_leon/asm-leon/jiffies.h
libgloss/sparc_leon/asm-leon/lambapp.h
libgloss/sparc_leon/asm-leon/lambapp_devs.h
libgloss/sparc_leon/asm-leon/leon.h
libgloss/sparc_leon/asm-leon/leon3.h
libgloss/sparc_leon/asm-leon/leonbare_debug.h
libgloss/sparc_leon/asm-leon/leonbare_kernel.h
libgloss/sparc_leon/asm-leon/leonbare_kernel_queue.h
libgloss/sparc_leon/asm-leon/leoncompat.h
libgloss/sparc_leon/asm-leon/leondbg.h
libgloss/sparc_leon/asm-leon/leonstack.h
libgloss/sparc_leon/asm-leon/liblocks.h
libgloss/sparc_leon/asm-leon/linkage.h
libgloss/sparc_leon/asm-leon/param.h
libgloss/sparc_leon/asm-leon/queue.h
libgloss/sparc_leon/asm-leon/spinlock.h
libgloss/sparc_leon/asm-leon/stack.h
libgloss/sparc_leon/asm-leon/time.h
libgloss/sparc_leon/asm-leon/timer.h
libgloss/sparc_leon/asm-leon/types.h
libgloss/sparc_leon/asm-leon/winmacros.h
libgloss/sparc_leon/bdinit.S
libgloss/sparc_leon/busscan.S
libgloss/sparc_leon/cacheA.S
libgloss/sparc_leon/catch_interrupt.c
libgloss/sparc_leon/catch_interrupt_mvt.c
libgloss/sparc_leon/catch_interrupt_pending.c
libgloss/sparc_leon/catch_interrupt_svt.c
libgloss/sparc_leon/configure
libgloss/sparc_leon/configure.in
libgloss/sparc_leon/console.c
libgloss/sparc_leon/console_dbg.c
libgloss/sparc_leon/console_init.c
libgloss/sparc_leon/contextswitch.c
libgloss/sparc_leon/contextswitch_asm.S
libgloss/sparc_leon/crt0.S
libgloss/sparc_leon/crti.S
libgloss/sparc_leon/crtn.S
libgloss/sparc_leon/etrap.S
libgloss/sparc_leon/etrap_fast.S
libgloss/sparc_leon/fpu.S
libgloss/sparc_leon/gettimeofday.c
libgloss/sparc_leon/initcalls.c
libgloss/sparc_leon/io.c
libgloss/sparc_leon/irqinstall.S
libgloss/sparc_leon/irqtrap.S
libgloss/sparc_leon/irqtrap_fast.S
libgloss/sparc_leon/jiffies.c
libgloss/sparc_leon/kernel.c
libgloss/sparc_leon/kernel_context.S
libgloss/sparc_leon/kernel_debug.c
libgloss/sparc_leon/kernel_debug_var.c
libgloss/sparc_leon/kernel_mm.c
libgloss/sparc_leon/kernel_mutex.c
libgloss/sparc_leon/kernel_queue.c
libgloss/sparc_leon/kernel_sched.c
libgloss/sparc_leon/kernel_thread.c
libgloss/sparc_leon/lcpuinit.S
libgloss/sparc_leon/locore.S
libgloss/sparc_leon/locore_atexit.c
libgloss/sparc_leon/locore_clean.S
libgloss/sparc_leon/locore_mvt.S
libgloss/sparc_leon/locore_mvt_reset.S
libgloss/sparc_leon/locore_svt.S
libgloss/sparc_leon/locore_svt_reset.S
libgloss/sparc_leon/locore_svtdisp.S
libgloss/sparc_leon/locore_var.S
libgloss/sparc_leon/locore_var_svt.S
libgloss/sparc_leon/mmu_asm.S
libgloss/sparc_leon/mutex.c
libgloss/sparc_leon/nocache.S
libgloss/sparc_leon/pnpinit.c
libgloss/sparc_leon/pnpinit_malloc.c
libgloss/sparc_leon/pnpinit_simple.c
libgloss/sparc_leon/regwin.S
libgloss/sparc_leon/regwin_patch.c
libgloss/sparc_leon/regwin_slow.S
libgloss/sparc_leon/regwinflush.S
libgloss/sparc_leon/rtc.c
libgloss/sparc_leon/rtrap.S
libgloss/sparc_leon/rtrap_fast.S
libgloss/sparc_leon/stop.S
libgloss/sparc_leon/timer.c
libgloss/sparc_leon/times.c
libgloss/spu/Makefile.in
libgloss/spu/access.c
libgloss/spu/aclocal.m4
libgloss/spu/chdir.c
libgloss/spu/chmod.c
libgloss/spu/chown.c
libgloss/spu/close.c
libgloss/spu/configure
libgloss/spu/configure.in
libgloss/spu/conv_stat.c
libgloss/spu/crt0.S
libgloss/spu/crti.S
libgloss/spu/crtn.S
libgloss/spu/dirfuncs.c
libgloss/spu/dup.c
libgloss/spu/dup2.c
libgloss/spu/exit.c
libgloss/spu/fchdir.c
libgloss/spu/fchmod.c
libgloss/spu/fchown.c
libgloss/spu/fdatasync.c
libgloss/spu/fstat.c
libgloss/spu/fsync.c
libgloss/spu/ftruncate.c
libgloss/spu/getcwd.c
libgloss/spu/getitimer.c
libgloss/spu/getpagesize.c
libgloss/spu/getpid.c
libgloss/spu/gettimeofday.c
libgloss/spu/isatty.c
libgloss/spu/jsre.h
libgloss/spu/kill.c
libgloss/spu/lchown.c
libgloss/spu/link.c
libgloss/spu/linux_getpid.c
libgloss/spu/linux_gettid.c
libgloss/spu/linux_syscalls.c
libgloss/spu/lockf.c
libgloss/spu/lseek.c
libgloss/spu/lstat.c
libgloss/spu/mkdir.c
libgloss/spu/mknod.c
libgloss/spu/mkstemp.c
libgloss/spu/mktemp.c
libgloss/spu/mmap_eaddr.c
libgloss/spu/mremap_eaddr.c
libgloss/spu/msync_eaddr.c
libgloss/spu/munmap_eaddr.c
libgloss/spu/nanosleep.c
libgloss/spu/open.c
libgloss/spu/pread.c
libgloss/spu/pwrite.c
libgloss/spu/read.c
libgloss/spu/readlink.c
libgloss/spu/readv.c
libgloss/spu/rmdir.c
libgloss/spu/sbrk.c
libgloss/spu/sched_yield.c
libgloss/spu/setitimer.c
libgloss/spu/shm_open.c
libgloss/spu/shm_unlink.c
libgloss/spu/stat.c
libgloss/spu/symlink.c
libgloss/spu/sync.c
libgloss/spu/syscalls.c
libgloss/spu/times.c
libgloss/spu/truncate.c
libgloss/spu/umask.c
libgloss/spu/unlink.c
libgloss/spu/utime.c
libgloss/spu/utimes.c
libgloss/spu/write.c
libgloss/spu/writev.c
libgloss/stat.c
libgloss/syscall.h
libgloss/testsuite/Makefile.in
libgloss/testsuite/config/hppa.mt
libgloss/testsuite/config/m68k.mt
libgloss/testsuite/config/mips.mt
libgloss/testsuite/config/support.c
libgloss/testsuite/configure.in
libgloss/testsuite/lib/libgloss.exp
libgloss/testsuite/libgloss.all/.gdbinit
libgloss/testsuite/libgloss.all/Makefile.in
libgloss/testsuite/libgloss.all/array.c
libgloss/testsuite/libgloss.all/configure.in
libgloss/testsuite/libgloss.all/div.c
libgloss/testsuite/libgloss.all/double.c
libgloss/testsuite/libgloss.all/float.c
libgloss/testsuite/libgloss.all/func.c
libgloss/testsuite/libgloss.all/io.c
libgloss/testsuite/libgloss.all/math.c
libgloss/testsuite/libgloss.all/memory.c
libgloss/testsuite/libgloss.all/misc.c
libgloss/testsuite/libgloss.all/printf.c
libgloss/testsuite/libgloss.all/struct.c
libgloss/testsuite/libgloss.all/varargs.c
libgloss/testsuite/libgloss.all/varargs2.c
libgloss/tic6x/Makefile.in
libgloss/tic6x/aclocal.m4
libgloss/tic6x/configure
libgloss/tic6x/configure.in
libgloss/tic6x/crt0.S
libgloss/tic6x/getpid.c
libgloss/tic6x/kill.c
libgloss/tic6x/sbrk.c
libgloss/tic6x/syscalls.c
libgloss/unlink.c
libgloss/v850/Makefile.in
libgloss/v850/_exit.c
libgloss/v850/access.c
libgloss/v850/aclocal.m4
libgloss/v850/chmod.c
libgloss/v850/chown.c
libgloss/v850/close.c
libgloss/v850/configure
libgloss/v850/configure.in
libgloss/v850/creat.c
libgloss/v850/crt0.S
libgloss/v850/crt1.c
libgloss/v850/execv.c
libgloss/v850/execve.c
libgloss/v850/fork.c
libgloss/v850/fstat.c
libgloss/v850/getpid.c
libgloss/v850/gettime.c
libgloss/v850/isatty.c
libgloss/v850/kill.c
libgloss/v850/link.c
libgloss/v850/lseek.c
libgloss/v850/open.c
libgloss/v850/pipe.c
libgloss/v850/read.c
libgloss/v850/sbrk.c
libgloss/v850/sim.ld
libgloss/v850/stat.c
libgloss/v850/sys/syscall.h
libgloss/v850/time.c
libgloss/v850/times.c
libgloss/v850/trap.S
libgloss/v850/unlink.c
libgloss/v850/utime.c
libgloss/v850/wait.c
libgloss/v850/write.c
libgloss/wince/Makefile.am
libgloss/wince/Makefile.in
libgloss/wince/aclocal.m4
libgloss/wince/configure
libgloss/wince/configure.in
libgloss/write.c
libgloss/xc16x/Makefile.in
libgloss/xc16x/aclocal.m4
libgloss/xc16x/close.S
libgloss/xc16x/configure
libgloss/xc16x/configure.in
libgloss/xc16x/create.c
libgloss/xc16x/crt0.S
libgloss/xc16x/fstat.S
libgloss/xc16x/getchar1.c
libgloss/xc16x/isatty.c
libgloss/xc16x/lseek.c
libgloss/xc16x/mem-layout.c
libgloss/xc16x/misc.c
libgloss/xc16x/open.c
libgloss/xc16x/read.c
libgloss/xc16x/sbrk.c
libgloss/xc16x/sys/syscall.h
libgloss/xc16x/syscalls.c
libgloss/xc16x/trap_handle.c
libgloss/xc16x/write.c
libgloss/xstormy16/Makefile.in
libgloss/xstormy16/aclocal.m4
libgloss/xstormy16/close.c
libgloss/xstormy16/configure
libgloss/xstormy16/configure.in
libgloss/xstormy16/crt0.s
libgloss/xstormy16/crt0_stub.s
libgloss/xstormy16/crti.s
libgloss/xstormy16/crtn.s
libgloss/xstormy16/eva_app.c
libgloss/xstormy16/eva_app.ld
libgloss/xstormy16/eva_stub.ld
libgloss/xstormy16/fstat.c
libgloss/xstormy16/getpid.c
libgloss/xstormy16/isatty.c
libgloss/xstormy16/kill.c
libgloss/xstormy16/lseek.c
libgloss/xstormy16/open.c
libgloss/xstormy16/sim_high.ld
libgloss/xstormy16/sim_malloc_start.s
libgloss/xstormy16/sim_rom.ld
libgloss/xstormy16/stat.c
libgloss/xstormy16/syscalls.S
libgloss/xstormy16/syscalls.m4
libgloss/xstormy16/unlink.c
libgloss/xstormy16/xstormy16_stub.c
ltgcc.m4
newlib/libc/machine/aarch64/Makefile.am
newlib/libc/machine/aarch64/Makefile.in
newlib/libc/machine/aarch64/aclocal.m4
newlib/libc/machine/aarch64/configure
newlib/libc/machine/aarch64/configure.in
newlib/libc/machine/aarch64/machine/_types.h
newlib/libc/machine/aarch64/memcmp-stub.c
newlib/libc/machine/aarch64/memcmp.S
newlib/libc/machine/aarch64/memcpy-stub.c
newlib/libc/machine/aarch64/memcpy.S
newlib/libc/machine/aarch64/memmove-stub.c
newlib/libc/machine/aarch64/memmove.S
newlib/libc/machine/aarch64/memset-stub.c
newlib/libc/machine/aarch64/memset.S
newlib/libc/machine/aarch64/setjmp.S
newlib/libc/machine/aarch64/strcmp-stub.c
newlib/libc/machine/aarch64/strcmp.S
newlib/libc/machine/aarch64/strlen-stub.c
newlib/libc/machine/aarch64/strlen.S
newlib/libc/machine/aarch64/strncmp-stub.c
newlib/libc/machine/aarch64/strncmp.S
newlib/libc/machine/aarch64/strnlen-stub.c
newlib/libc/machine/aarch64/strnlen.S
newlib/libc/machine/epiphany/Makefile.am
newlib/libc/machine/epiphany/Makefile.in
newlib/libc/machine/epiphany/aclocal.m4
newlib/libc/machine/epiphany/configure
newlib/libc/machine/epiphany/configure.in
newlib/libc/machine/epiphany/machine/stdlib.h
newlib/libc/machine/epiphany/setjmp.S
newlib/libc/machine/msp430/Makefile.am
newlib/libc/machine/msp430/Makefile.in
newlib/libc/machine/msp430/aclocal.m4
newlib/libc/machine/msp430/configure
newlib/libc/machine/msp430/configure.in
newlib/libc/machine/msp430/setjmp.S
newlib/libc/machine/nds32/Makefile.am
newlib/libc/machine/nds32/Makefile.in
newlib/libc/machine/nds32/abort.c
newlib/libc/machine/nds32/aclocal.m4
newlib/libc/machine/nds32/configure
newlib/libc/machine/nds32/configure.in
newlib/libc/machine/nds32/memcpy.S
newlib/libc/machine/nds32/memset.S
newlib/libc/machine/nds32/setjmp.S
newlib/libc/machine/nds32/strcmp.S
newlib/libc/machine/nds32/strcpy.S
newlib/libc/machine/nios2/Makefile.am
newlib/libc/machine/nios2/Makefile.in
newlib/libc/machine/nios2/aclocal.m4
newlib/libc/machine/nios2/configure
newlib/libc/machine/nios2/configure.in
newlib/libc/machine/nios2/setjmp.s
newlib/libc/sys/epiphany/Makefile.am
newlib/libc/sys/epiphany/Makefile.in
newlib/libc/sys/epiphany/aclocal.m4
newlib/libc/sys/epiphany/configure
newlib/libc/sys/epiphany/configure.in
newlib/libc/sys/epiphany/e_printf.c
newlib/libm/machine/aarch64/Makefile.am
newlib/libm/machine/aarch64/Makefile.in
newlib/libm/machine/aarch64/aclocal.m4
newlib/libm/machine/aarch64/configure
newlib/libm/machine/aarch64/configure.in
newlib/libm/machine/aarch64/s_ceil.c
newlib/libm/machine/aarch64/s_floor.c
newlib/libm/machine/aarch64/s_fma.c
newlib/libm/machine/aarch64/s_fmax.c
newlib/libm/machine/aarch64/s_fmin.c
newlib/libm/machine/aarch64/s_llrint.c
newlib/libm/machine/aarch64/s_llround.c
newlib/libm/machine/aarch64/s_lrint.c
newlib/libm/machine/aarch64/s_lround.c
newlib/libm/machine/aarch64/s_nearbyint.c
newlib/libm/machine/aarch64/s_rint.c
newlib/libm/machine/aarch64/s_round.c
newlib/libm/machine/aarch64/s_trunc.c
newlib/libm/machine/aarch64/sf_ceil.c
newlib/libm/machine/aarch64/sf_floor.c
newlib/libm/machine/aarch64/sf_fma.c
newlib/libm/machine/aarch64/sf_fmax.c
newlib/libm/machine/aarch64/sf_fmin.c
newlib/libm/machine/aarch64/sf_llrint.c
newlib/libm/machine/aarch64/sf_llround.c
newlib/libm/machine/aarch64/sf_lrint.c
newlib/libm/machine/aarch64/sf_lround.c
newlib/libm/machine/aarch64/sf_nearbyint.c
newlib/libm/machine/aarch64/sf_rint.c
newlib/libm/machine/aarch64/sf_round.c
newlib/libm/machine/aarch64/sf_trunc.c
newlib/libm/machine/arm/Makefile.am
newlib/libm/machine/arm/Makefile.in
newlib/libm/machine/arm/aclocal.m4
newlib/libm/machine/arm/configure
newlib/libm/machine/arm/configure.in
newlib/libm/machine/arm/s_ceil.c
newlib/libm/machine/arm/s_floor.c
newlib/libm/machine/arm/s_nearbyint.c
newlib/libm/machine/arm/s_rint.c
newlib/libm/machine/arm/s_round.c
newlib/libm/machine/arm/s_trunc.c
newlib/libm/machine/arm/sf_ceil.c
newlib/libm/machine/arm/sf_floor.c
newlib/libm/machine/arm/sf_nearbyint.c
newlib/libm/machine/arm/sf_rint.c
newlib/libm/machine/arm/sf_round.c
newlib/libm/machine/arm/sf_trunc.c
texinfo/texinfo.tex
Diffstat (limited to 'libgloss/bfin/include/defBF535.h')
| -rw-r--r-- | libgloss/bfin/include/defBF535.h | 1154 |
1 files changed, 0 insertions, 1154 deletions
diff --git a/libgloss/bfin/include/defBF535.h b/libgloss/bfin/include/defBF535.h deleted file mode 100644 index babae8c30..000000000 --- a/libgloss/bfin/include/defBF535.h +++ /dev/null @@ -1,1154 +0,0 @@ -/* - * The authors hereby grant permission to use, copy, modify, distribute, - * and license this software and its documentation for any purpose, provided - * that existing copyright notices are retained in all copies and that this - * notice is included verbatim in any distributions. No written agreement, - * license, or royalty fee is required for any of the authorized uses. - * Modifications to this software may be copyrighted by their authors - * and need not follow the licensing terms described here, provided that - * the new terms are clearly indicated on the first page of each file where - * they apply. - */ - -/************************************************************************ - * - * defBF535.h - * - * (c) Copyright 2001-2008 Analog Devices, Inc. All rights reserved. - * - ************************************************************************/ - -/* SYSTEM & MM REGISTER BIT & ADDRESS DEFINITIONS FOR ADSP-BF535 */ - -#ifndef _DEF_BF535_H -#define _DEF_BF535_H - -#if defined(__ADSPLPBLACKFIN__) -#warning defBF535.h should only be included for 535 compatible chips. -#endif -/* include all Core registers and bit definitions */ -#include <defblackfin.h> - -#ifdef _MISRA_RULES -#pragma diag(push) -#pragma diag(suppress:misra_rule_19_4:"some macro definitions not MISRA compliant") -#endif /* _MISRA_RULES */ - -/*********************************************************************************** */ -/* Memory Map */ -/*********************************************************************************** */ - -/* Core MMRs */ -#define COREMMR_BASE 0xFFE00000 /* Core MMRs */ -#define COREMMR_SIZE 0x200000 /* 2MB */ - -/* System MMRs */ -#define SYSMMR_BASE 0xFFC00000 /* System MMRs */ -#define SYSMMR_SIZE 0x200000 /* 2MB */ - -/* L1 cache/SRAM internal memory */ -#define L1_DATA_A 0xFF800000 /* L1 Data Bank A */ -#define L1_DATA_B 0xFF900000 /* L1 Data Bank B */ -#define L1_DATA_SIZE 0x4000 /* 16K */ -#define L1_CODE 0xFFA00000 /* L1 Code SRAM */ -#define L1_CODE_SIZE 0x4000 /* 16K */ -#define L1_SCRATCH 0xFFB00000 /* L1 Scratch SRAM */ -#define L1_SCRATCH_SIZE 0x1000 /* 4K */ - -/* L2 SRAM external memory */ -#define L2_BASE 0xF0000000 /* L2 SRAM */ -#define L2_SIZE 0x40000 /* 256K */ - -/* PCI Spaces */ -#define PCI_CONFIG_SPACE_PORT 0xEEFFFFFC /* PCI config space reg */ -#define PCI_CONFIG_BASE 0xEEFFFF00 /* PCI config region */ -#define PCI_CONFIG_SIZE 0x10000 /* 64K */ -#define PCI_IO_BASE 0xEEFE0000 /* PCI I/O space */ -#define PCI_IO_SIZE 0x10000 /* 64K */ -#define PCI_MEM_BASE 0xE0000000 /* PCI Mem space */ -#define PCI_MEM_SIZE 0x8000000 /* 64K */ - -/* Async Memory Banks */ -#define ASYNC_BANK3_BASE 0x2C000000 /* Async Bank 3 */ -#define ASYNC_BANK3_SIZE 0x4000000 /* 64 MB */ -#define ASYNC_BANK2_BASE 0x28000000 /* Async Bank 2 */ -#define ASYNC_BANK2_SIZE 0x4000000 /* 64 MB */ -#define ASYNC_BANK1_BASE 0x24000000 /* Async Bank 1 */ -#define ASYNC_BANK1_SIZE 0x4000000 /* 64 MB */ -#define ASYNC_BANK0_BASE 0x20000000 /* Async Bank 0 */ -#define ASYNC_BANK0_SIZE 0x4000000 /* 64 MB */ - -/* Sync DRAM Banks */ -#define SDRAM_BANK3_BASE 0x18000000 /* Sync Bank 3 */ -#define SDRAM_BANK2_BASE 0x10000000 /* Sync Bank 2 */ -#define SDRAM_BANK1_BASE 0x08000000 /* Sync Bank 1 */ -#define SDRAM_BANK0_BASE 0x00000000 /* Sync Bank 0 */ - - -/*********************************************************************************** */ -/* System MMR Register Map */ -/*********************************************************************************** */ - -/* L2 MISR MMRs (0xFFC0 0000-0xFFC0 03FF) */ -#define MISR_CTL 0xFFC00000 /* Control Register */ -#define MISR_RMISR0 0xFFC00004 /* coreL2[31:0] read bus */ -#define MISR_RMISR1 0xFFC00008 /* coreL2[63:32] read bus */ -#define MISR_RMISR2 0xFFC0000C /* sysL2[31:0] read bus */ -#define MISR_WMISR0 0xFFC00010 /* coreL2[31:0] write bus */ -#define MISR_WMISR1 0xFFC00014 /* coreL2[63:32] write bus */ -#define MISR_WMISR2 0xFFC00018 /* sysL2[31:0] write bus */ - -/* Clock and System Control (0xFFC0 0400-0xFFC0 07FF) */ -#define PLL_CTL 0xFFC00400 /* PLL Control register (32-bit) */ -#define PLL_STAT 0xFFC00404 /* PLL Status register */ -#define PLL_LOCKCNT 0xFFC00406 /* PLL Lock Counter register */ -#define PLL_IOCKR 0xFFC00408 /* Peripheral Clock Enable register (32-bit) */ -#define PLL_IOCK 0xFFC00408 /* Peripheral Clock Enable register (32-bit) - alternate spelling */ -#define SWRST 0xFFC00410 /* Software Reset Register */ - -#define PLLCTL PLL_CTL -#define PLLSTAT PLL_STAT -#define LOCKCNT PLL_LOCKCNT -#define IOCKR PLL_IOCKR - -#define SYSCR 0xFFC00414 /* System Configuration register (RCSR) */ - -/* JTAG/Debug Communication Channel (0xFFC0 0800-0xFFC0 0BFF) */ -#define CHIPID 0xFFC048C0 /* Device ID Register */ - -/* System Interrupt Controller (0xFFC0 0C00-0xFFC0 0FFF) */ -#define SIC_IAR0 0xFFC00C04 /* Interrupt Assignment Register 0 */ -#define SIC_IAR1 0xFFC00C08 /* Interrupt Assignment Register 1 */ -#define SIC_IAR2 0xFFC00C0C /* Interrupt Assignment Register 2 */ -#define SIC_IMASK 0xFFC00C10 /* Interrupt Mask Register */ -#define SIC_ISR 0xFFC00C14 /* Interrupt Status Register */ -#define SIC_IWR 0xFFC00C18 /* Interrupt Wakeup Register */ - -/* Watchdog Timer (0xFFC0 1000-0xFFC0 13FF) */ -#define WDOGCTL 0xFFC01000 /* Watchdog Control Register */ -#define WDOGCNT 0xFFC01004 /* Watchdog Count Register */ -#define WDOGSTAT 0xFFC01008 /* Watchdog Status Register */ - -#define WDOG_CTL WDOGCTL -#define WDOG_CNT WDOGCNT -#define WDOG_STAT WDOGSTAT - -/* Real Time Clock (0xFFC0 1400-0xFFC0 17FF) */ -#define RTCSTAT 0xFFC01400 /* RTC Status Register */ -#define RTCICTL 0xFFC01404 /* RTC Interrupt Control Register */ -#define RTCISTAT 0xFFC01408 /* RTC Interrupt Status Register */ -#define RTCSWCNT 0xFFC0140C /* RTC Stopwatch Count Register */ -#define RTCALARM 0xFFC01410 /* RTC Alarm Time Register */ -#define RTCFAST 0xFFC01414 /* RTC Prescaler Control Register */ - -#define RTC_STAT RTCSTAT -#define RTC_ICTL RTCICTL -#define RTC_ISTAT RTCISTAT -#define RTC_SWCNT RTCSWCNT -#define RTC_ALARM RTCALARM -#define RTC_FAST RTCFAST - -/* UART 0 Controller (0xFFC0 1800-0xFFC0 1BFF) */ -#define UART0_THR 0xFFC01800 /* Transmit Holding register */ -#define UART0_RBR 0xFFC01800 /* Receive Buffer register */ -#define UART0_DLL 0xFFC01800 /* Divisor Latch (Low-Byte) */ -#define UART0_IER 0xFFC01802 /* Interrupt Enable Register */ -#define UART0_DLH 0xFFC01802 /* Divisor Latch (High-Byte) */ -#define UART0_IIR 0xFFC01804 /* Interrupt Identification Register */ -#define UART0_LCR 0xFFC01806 /* Line Control Register */ -#define UART0_MCR 0xFFC01808 /* Module Control Register */ -#define UART0_LSR 0xFFC0180A /* Line Status Register */ -#define UART0_MSR 0xFFC0180C /* MSR Modem Status Register */ -#define UART0_SCR 0xFFC0180E /* SCR Scratch Register */ -#define UART0_IRCR 0xFFC01810 /* IRCR IrDA Control Register */ -#define UART0_CURR_PTR_RX 0xFFC01A00 /* UART -DMA RCV Current Pointer register */ -#define UART0_CONFIG_RX 0xFFC01A02 /* UART -RCV DMA Configuration register */ -#define UART0_START_ADDR_HI_RX 0xFFC01A04 /* UART -RCV DMA Start Page register */ -#define UART0_START_ADDR_LO_RX 0xFFC01A06 /* UART -RCV DMA Start Address register */ -#define UART0_COUNT_RX 0xFFC01A08 /* UART -RCV DMA Count register */ -#define UART0_NEXT_DESCR_RX 0xFFC01A0A /* UART -RCV DMA Next Descriptor Pointer register */ -#define UART0_DESCR_RDY_RX 0xFFC01A0C /* UART -RCV DMA Descriptor Ready */ -#define UART0_IRQSTAT_RX 0xFFC01A0E /* UART -RCV DMA Interrupt Register */ -#define UART0_CURR_PTR_TX 0xFFC01B00 /* UART -XMT DMA Current Pointer register */ -#define UART0_CONFIG_TX 0xFFC01B02 /* UART -XMT DMA Configuration register */ -#define UART0_START_ADDR_HI_TX 0xFFC01B04 /* UART -XMT DMA Start Page register */ -#define UART0_START_ADDR_LO_TX 0xFFC01B06 /* UART -XMT DMA Start Address register */ -#define UART0_COUNT_TX 0xFFC01B08 /* UART -XMT DMA Count register */ -#define UART0_NEXT_DESCR_TX 0xFFC01B0A /* UART -XMT DMA Next Descriptor Pointer register */ -#define UART0_DESCR_RDY_TX 0xFFC01B0C /* UART -XMT DMA Descriptor Ready */ -#define UART0_IRQSTAT_TX 0xFFC01B0E /* UART -XMT DMA Interrupt register */ - -/* UART 1 Controller (0xFFC0 1C00-0xFFC0 1FFF) */ -#define UART1_THR 0xFFC01C00 /* Transmit Holding register */ -#define UART1_RBR 0xFFC01C00 /* Receive Buffer register */ -#define UART1_DLL 0xFFC01C00 /* Divisor Latch (Low-Byte) */ -#define UART1_IER 0xFFC01C02 /* Interrupt Enable Register */ -#define UART1_DLH 0xFFC01C02 /* Divisor Latch (High-Byte) */ -#define UART1_IIR 0xFFC01C04 /* Interrupt Identification Register */ -#define UART1_LCR 0xFFC01C06 /* Line Control Register */ -#define UART1_MCR 0xFFC01C08 /* Module Control Register */ -#define UART1_LSR 0xFFC01C0A /* Line Status Register */ -#define UART1_MSR 0xFFC01C0C /* MSR Modem Status Register */ -#define UART1_SCR 0xFFC01C0E /* SCR Scratch Register */ -#define UART1_CURR_PTR_RX 0xFFC01E00 /* UART -DMA RCV Current Pointer register */ -#define UART1_CONFIG_RX 0xFFC01E02 /* UART -RCV DMA Configuration register */ -#define UART1_START_ADDR_HI_RX 0xFFC01E04 /* UART -RCV DMA Start Page register */ -#define UART1_START_ADDR_LO_RX 0xFFC01E06 /* UART -RCV DMA Start Address register */ -#define UART1_COUNT_RX 0xFFC01E08 /* UART -RCV DMA Count register */ -#define UART1_NEXT_DESCR_RX 0xFFC01E0A /* UART -RCV DMA Next Descriptor Pointer register */ -#define UART1_DESCR_RDY_RX 0xFFC01E0C /* UART -RCV DMA Descriptor Ready */ -#define UART1_IRQSTAT_RX 0xFFC01E0E /* UART -RCV DMA Interrupt Register */ -#define UART1_CURR_PTR_TX 0xFFC01F00 /* UART -XMT DMA Current Pointer register */ -#define UART1_CONFIG_TX 0xFFC01F02 /* UART -XMT DMA Configuration register */ -#define UART1_START_ADDR_HI_TX 0xFFC01F04 /* UART -XMT DMA Start Page register */ -#define UART1_START_ADDR_LO_TX 0xFFC01F06 /* UART -XMT DMA Start Address register */ -#define UART1_COUNT_TX 0xFFC01F08 /* UART -XMT DMA Count register */ -#define UART1_NEXT_DESCR_TX 0xFFC01F0A /* UART -XMT DMA Next Descriptor Pointer register */ -#define UART1_DESCR_RDY_TX 0xFFC01F0C /* UART -XMT DMA Descriptor Ready */ -#define UART1_IRQSTAT_TX 0xFFC01F0E /* UART -XMT DMA Interrupt register */ - -/* TIMER 0, 1, 2 Registers (0xFFC0 2000-0xFFC0 23FF) */ -#define TIMER0_STATUS 0xFFC02000 /* Timer 0 Global Status and Sticky Register */ -#define TIMER0_CONFIG 0xFFC02002 /* Timer 0 configuration Register */ -#define TIMER0_COUNTER_LO 0xFFC02004 /* Timer 0 Counter Register (low word) */ -#define TIMER0_COUNTER_HI 0xFFC02006 /* Timer 0 Counter Register (high word) */ -#define TIMER0_PERIOD_LO 0xFFC02008 /* Timer 0 Period Register (low word) */ -#define TIMER0_PERIOD_HI 0xFFC0200A /* Timer 0 Period Register (high word) */ -#define TIMER0_WIDTH_LO 0xFFC0200C /* Timer 0 Width Register (low word) */ -#define TIMER0_WIDTH_HI 0xFFC0200E /* Timer 0 Width Register (high word) */ -#define TIMER1_STATUS 0xFFC02010 /* Timer 1 Global Status and Sticky Register */ -#define TIMER1_CONFIG 0xFFC02012 /* Timer 1 configuration register */ -#define TIMER1_COUNTER_LO 0xFFC02014 /* Timer 1 Counter Register (low word) */ -#define TIMER1_COUNTER_HI 0xFFC02016 /* Timer 1 Counter Register (high word) */ -#define TIMER1_PERIOD_LO 0xFFC02018 /* Timer 1 Period Register (low word) */ -#define TIMER1_PERIOD_HI 0xFFC0201A /* Timer 1 Period Register (high word) */ -#define TIMER1_WIDTH_LO 0xFFC0201C /* Timer 1 Width Register (low word) */ -#define TIMER1_WIDTH_HI 0xFFC0201E /* Timer 1 Width Register (high word) */ -#define TIMER2_STATUS 0xFFC02020 /* Timer 2 Global Status and Sticky Register */ -#define TIMER2_CONFIG 0xFFC02022 /* Timer 2 configuration register */ -#define TIMER2_COUNTER_LO 0xFFC02024 /* Timer 2 Counter Register (low word) */ -#define TIMER2_COUNTER_HI 0xFFC02026 /* Timer 2 Counter Register (high word) */ -#define TIMER2_PERIOD_LO 0xFFC02028 /* Timer 2 Period Register (low word) */ -#define TIMER2_PERIOD_HI 0xFFC0202A /* Timer 2 Period Register (high word) */ -#define TIMER2_WIDTH_LO 0xFFC0202C /* Timer 2 Width Register (low word) */ -#define TIMER2_WIDTH_HI 0xFFC0202E /* Timer 2 Width Register (high word) */ - -/* General Purpose IO (0xFFC0 2400-0xFFC0 27FF) */ -#define FIO_DIR 0xFFC02400 /* Peripheral Flag Direction Register */ -#define FIO_FLAG_C 0xFFC02404 /* Peripheral Interrupt Flag Register (clear) */ -#define FIO_FLAG_S 0xFFC02406 /* Peripheral Interrupt Flag Register (set) */ -#define FIO_MASKA_C 0xFFC02408 /* Flag Mask Interrupt A Register (clear) */ -#define FIO_MASKA_S 0xFFC0240A /* Flag Mask Interrupt A Register (set) */ -#define FIO_MASKB_C 0xFFC0240C /* Flag Mask Interrupt B Register (clear) */ -#define FIO_MASKB_S 0xFFC0240E /* Flag Mask Interrupt B Register (set) */ -#define FIO_POLAR 0xFFC02410 /* Flag Source Polarity Register */ -#define FIO_EDGE 0xFFC02414 /* Flag Source Sensitivity Register */ -#define FIO_BOTH 0xFFC02418 /* Flag Set on BOTH Edges Register */ - -/* SPORT0 Controller (0xFFC0 2800-0xFFC0 2BFF) */ -#define SPORT0_TX_CONFIG 0xFFC02800 /* SPORT0 Transmit Configuration Register */ -#define SPORT0_RX_CONFIG 0xFFC02802 /* SPORT0 Receive Configuration Register */ -#define SPORT0_TX 0xFFC02804 /* SPORT0 TX transmit Register */ -#define SPORT0_RX 0xFFC02806 /* SPORT0 RX Receive register */ -#define SPORT0_TSCLKDIV 0xFFC02808 /* SPORT0 Transmit Serial Clock Divider */ -#define SPORT0_RSCLKDIV 0xFFC0280A /* SPORT0 Receive Serial Clock Divider */ -#define SPORT0_TFSDIV 0xFFC0280C /* SPORT0 Transmit Frame Sync Divider */ -#define SPORT0_RFSDIV 0xFFC0280E /* SPORT0 Receive Frame Sync Divider */ -#define SPORT0_STAT 0xFFC02810 /* SPORT0 Status Register */ -#define SPORT0_MTCS0 0xFFC02812 /* SPORT0 Multi-Channel Transmit Select Register */ -#define SPORT0_MTCS1 0xFFC02814 /* SPORT0 Multi-Channel Transmit Select Register */ -#define SPORT0_MTCS2 0xFFC02816 /* SPORT0 Multi-Channel Transmit Select Register */ -#define SPORT0_MTCS3 0xFFC02818 /* SPORT0 Multi-Channel Transmit Select Register */ -#define SPORT0_MTCS4 0xFFC0281A /* SPORT0 Multi-Channel Transmit Select Register */ -#define SPORT0_MTCS5 0xFFC0281C /* SPORT0 Multi-Channel Transmit Select Register */ -#define SPORT0_MTCS6 0xFFC0281E /* SPORT0 Multi-Channel Transmit Select Register */ -#define SPORT0_MTCS7 0xFFC02820 /* SPORT0 Multi-Channel Transmit Select Register */ -#define SPORT0_MRCS0 0xFFC02822 /* SPORT0 Multi-Channel Receive Select Register */ -#define SPORT0_MRCS1 0xFFC02824 /* SPORT0 Multi-Channel Receive Select Register */ -#define SPORT0_MRCS2 0xFFC02826 /* SPORT0 Multi-Channel Receive Select Register */ -#define SPORT0_MRCS3 0xFFC02828 /* SPORT0 Multi-Channel Receive Select Register */ -#define SPORT0_MRCS4 0xFFC0282A /* SPORT0 Multi-Channel Receive Select Register */ -#define SPORT0_MRCS5 0xFFC0282C /* SPORT0 Multi-Channel Receive Select Register */ -#define SPORT0_MRCS6 0xFFC0282E /* SPORT0 Multi-Channel Receive Select Register */ -#define SPORT0_MRCS7 0xFFC02830 /* SPORT0 Multi-Channel Receive Select Register */ -#define SPORT0_MCMC1 0xFFC02832 /* SPORT0 Multi-Channel Configuration Register 1 */ -#define SPORT0_MCMC2 0xFFC02834 /* SPORT0 Multi-Channel Configuration Register 2 */ -#define SPORT0_CURR_PTR_RX 0xFFC02A00 /* SPORT0 -RCV DMA Current Pointer */ -#define SPORT0_CONFIG_DMA_RX 0xFFC02A02 /* SPORT0 -RCV DMA Configuration */ -#define SPORT0_START_ADDR_HI_RX 0xFFC02A04 /* SPORT0 -RCV DMA Start Page */ -#define SPORT0_START_ADDR_LO_RX 0xFFC02A06 /* SPORT0 -RCV DMA Start Address */ -#define SPORT0_COUNT_RX 0xFFC02A08 /* SPORT0 -RCV DMA Count */ -#define SPORT0_NEXT_DESCR_RX 0xFFC02A0A /* SPORT0 -RCV DMA Next Descriptor Pointer */ -#define SPORT0_DESCR_RDY_RX 0xFFC02A0C /* SPORT0 -RCV DMA Descriptor Ready */ -#define SPORT0_IRQSTAT_RX 0xFFC02A0E /* SPORT0 -RCV DMA Interrupt Register */ -#define SPORT0_CURR_PTR_TX 0xFFC02B00 /* SPORT0 -XMT DMA Current Pointer */ -#define SPORT0_CONFIG_DMA_TX 0xFFC02B02 /* SPORT0 -XMT DMA Configuration */ -#define SPORT0_START_ADDR_HI_TX 0xFFC02B04 /* SPORT0 -XMT DMA Start Page */ -#define SPORT0_START_ADDR_LO_TX 0xFFC02B06 /* SPORT0 -XMT DMA Start Address */ -#define SPORT0_COUNT_TX 0xFFC02B08 /* SPORT0 -XMT DMA Count */ -#define SPORT0_NEXT_DESCR_TX 0xFFC02B0A /* SPORT0 -XMT DMA Next Descriptor Pointer */ -#define SPORT0_DESCR_RDY_TX 0xFFC02B0C /* SPORT0 -XMT DMA Descriptor Ready */ -#define SPORT0_IRQSTAT_TX 0xFFC02B0E /* SPORT0 -XMT DMA Interrupt Register */ - -/* SPORT1 Controller (0xFFC0 2C00-0xFFC0 2FFF) */ -#define SPORT1_TX_CONFIG 0xFFC02C00 /* SPORT1 Transmit Configuration Register */ -#define SPORT1_RX_CONFIG 0xFFC02C02 /* SPORT1 Receive Configuration Register */ -#define SPORT1_TX 0xFFC02C04 /* SPORT1 TX transmit Register */ -#define SPORT1_RX 0xFFC02C06 /* SPORT1 RX Receive register */ -#define SPORT1_TSCLKDIV 0xFFC02C08 /* SPORT1 Transmit Serial Clock Divider */ -#define SPORT1_RSCLKDIV 0xFFC02C0A /* SPORT1 Receive Serial Clock Divider */ -#define SPORT1_TFSDIV 0xFFC02C0C /* SPORT1 Transmit Frame Sync Divider */ -#define SPORT1_RFSDIV 0xFFC02C0E /* SPORT1 Receive Frame Sync Divider */ -#define SPORT1_STAT 0xFFC02C10 /* SPORT1 Status Register */ -#define SPORT1_MTCS0 0xFFC02C12 /* SPORT1 Multi-Channel Transmit Select Register */ -#define SPORT1_MTCS1 0xFFC02C14 /* SPORT1 Multi-Channel Transmit Select Register */ -#define SPORT1_MTCS2 0xFFC02C16 /* SPORT1 Multi-Channel Transmit Select Register */ -#define SPORT1_MTCS3 0xFFC02C18 /* SPORT1 Multi-Channel Transmit Select Register */ -#define SPORT1_MTCS4 0xFFC02C1A /* SPORT1 Multi-Channel Transmit Select Register */ -#define SPORT1_MTCS5 0xFFC02C1C /* SPORT1 Multi-Channel Transmit Select Register */ -#define SPORT1_MTCS6 0xFFC02C1E /* SPORT1 Multi-Channel Transmit Select Register */ -#define SPORT1_MTCS7 0xFFC02C20 /* SPORT1 Multi-Channel Transmit Select Register */ -#define SPORT1_MRCS0 0xFFC02C22 /* SPORT1 Multi-Channel Receive Select Register */ -#define SPORT1_MRCS1 0xFFC02C24 /* SPORT1 Multi-Channel Receive Select Register */ -#define SPORT1_MRCS2 0xFFC02C26 /* SPORT1 Multi-Channel Receive Select Register */ -#define SPORT1_MRCS3 0xFFC02C28 /* SPORT1 Multi-Channel Receive Select Register */ -#define SPORT1_MRCS4 0xFFC02C2A /* SPORT1 Multi-Channel Receive Select Register */ -#define SPORT1_MRCS5 0xFFC02C2C /* SPORT1 Multi-Channel Receive Select Register */ -#define SPORT1_MRCS6 0xFFC02C2E /* SPORT1 Multi-Channel Receive Select Register */ -#define SPORT1_MRCS7 0xFFC02C30 /* SPORT1 Multi-Channel Receive Select Register */ -#define SPORT1_MCMC1 0xFFC02C32 /* SPORT1 Multi-Channel Configuration Register 1 */ -#define SPORT1_MCMC2 0xFFC02C34 /* SPORT1 Multi-Channel Configuration Register 2 */ -#define SPORT1_CURR_PTR_RX 0xFFC02E00 /* SPORT1 -RCV DMA Current Pointer */ -#define SPORT1_CONFIG_DMA_RX 0xFFC02E02 /* SPORT1 -RCV DMA Configuration */ -#define SPORT1_START_ADDR_HI_RX 0xFFC02E04 /* SPORT1 -RCV DMA Start Page */ -#define SPORT1_START_ADDR_LO_RX 0xFFC02E06 /* SPORT1 -RCV DMA Start Address */ -#define SPORT1_COUNT_RX 0xFFC02E08 /* SPORT1 -RCV DMA Count */ -#define SPORT1_NEXT_DESCR_RX 0xFFC02E0A /* SPORT1 -RCV DMA Next Descriptor Pointer */ -#define SPORT1_DESCR_RDY_RX 0xFFC02E0C /* SPORT1 -RCV DMA Descriptor Ready */ -#define SPORT1_IRQSTAT_RX 0xFFC02E0E /* SPORT1 -RCV DMA Interrupt Register */ -#define SPORT1_CURR_PTR_TX 0xFFC02F00 /* SPORT1 -XMT DMA Current Pointer */ -#define SPORT1_CONFIG_DMA_TX 0xFFC02F02 /* SPORT1 -XMT DMA Configuration */ -#define SPORT1_START_ADDR_HI_TX 0xFFC02F04 /* SPORT1 -XMT DMA Start Page */ -#define SPORT1_START_ADDR_LO_TX 0xFFC02F06 /* SPORT1 -XMT DMA Start Address */ -#define SPORT1_COUNT_TX 0xFFC02F08 /* SPORT1 -XMT DMA Count */ -#define SPORT1_NEXT_DESCR_TX 0xFFC02F0A /* SPORT1 -XMT DMA Next Descriptor Pointer */ -#define SPORT1_DESCR_RDY_TX 0xFFC02F0C /* SPORT1 -XMT DMA Descriptor Ready */ -#define SPORT1_IRQSTAT_TX 0xFFC02F0E /* SPORT1 -XMT DMA Interrupt Register */ - -/* SPI 0 Controller (0xFFC0 3000-0xFFC0 33FF) */ -#define SPI0_CTL 0xFFC03000 /* SPI0 Control Register */ -#define SPI0_FLG 0xFFC03002 /* SPI0 Flag register */ -#define SPI0_ST 0xFFC03004 /* SPI0 Status register */ -#define SPI0_TDBR 0xFFC03006 /* SPI0 Transmit Data Buffer Register */ -#define SPI0_RDBR 0xFFC03008 /* SPI0 Receive Data Buffer Register */ -#define SPI0_BAUD 0xFFC0300A /* SPI0 Baud rate Register */ -#define SPI0_SHADOW 0xFFC0300C -#define SPI0_CURR_PTR 0xFFC03200 /* SPI0 -DMA Current Pointer register */ -#define SPI0_CONFIG 0xFFC03202 /* SPI0 -DMA Configuration register */ -#define SPI0_START_ADDR_HI 0xFFC03204 /* SPI0 -DMA Start Page register */ -#define SPI0_START_ADDR_LO 0xFFC03206 /* SPI0 -DMA Start Address register */ -#define SPI0_COUNT 0xFFC03208 /* SPI0 -DMA Count register */ -#define SPI0_NEXT_DESCR 0xFFC0320A /* SPI0 -DMA Next Descriptor Pointer */ -#define SPI0_DESCR_RDY 0xFFC0320C /* SPI0 -DMA Descriptor Ready */ -#define SPI0_DMA_INT 0xFFC0320E /* SPI0 -DMA Interrupt register */ - -/* SPI 1 Controller (0xFFC0 3400-0xFFC0 37FF) */ -#define SPI1_CTL 0xFFC03400 /* SPI1 Control Register */ -#define SPI1_FLG 0xFFC03402 /* SPI1 Flag register */ -#define SPI1_ST 0xFFC03404 /* SPI1 Status register */ -#define SPI1_TDBR 0xFFC03406 /* SPI1 Transmit Data Buffer Register */ -#define SPI1_RDBR 0xFFC03408 /* SPI1 Receive Data Buffer Register */ -#define SPI1_BAUD 0xFFC0340A /* SPI1 Baud rate Register */ -#define SPI1_SHADOW 0xFFC0340C -#define SPI1_CURR_PTR 0xFFC03600 /* SPI1 -DMA Current Pointer register */ -#define SPI1_CONFIG 0xFFC03602 /* SPI1 -DMA Configuration register */ -#define SPI1_START_ADDR_HI 0xFFC03604 /* SPI1 -DMA Start Page register */ -#define SPI1_START_ADDR_LO 0xFFC03606 /* SPI1 -DMA Start Address register */ -#define SPI1_COUNT 0xFFC03608 /* SPI1 -DMA Count register */ -#define SPI1_NEXT_DESCR 0xFFC0360A /* SPI1 -DMA Next Descriptor Pointer */ -#define SPI1_DESCR_RDY 0xFFC0360C /* SPI1 -DMA Descriptor Ready */ -#define SPI1_DMA_INT 0xFFC0360E /* SPI1 -DMA Interrupt register */ - -/* Memory DMA Controller (0xFFC0 3800-0xFFC0 3BFF) */ -#define MDD_DCP 0xFFC03800 /* Current Pointer - Write Channel */ -#define MDD_DCFG 0xFFC03802 /* DMA Configuration - Write Channel */ -#define MDD_DSAH 0xFFC03804 /* Start Address Hi - Write Channel */ -#define MDD_DSAL 0xFFC03806 /* Start Address Lo - Write Channel */ -#define MDD_DCT 0xFFC03808 /* DMA Count - Write Channel */ -#define MDD_DND 0xFFC0380A /* Next Descriptor Pointer - Write Channel */ -#define MDD_DDR 0xFFC0380C /* Descriptor Ready - Write Channel */ -#define MDD_DI 0xFFC0380E /* DMA Interrupt - Write Channel */ -#define MDS_DCP 0xFFC03900 /* Current Pointer - Read Channel */ -#define MDS_DCFG 0xFFC03902 /* DMA Configuration - Read Channel */ -#define MDS_DSAH 0xFFC03904 /* Start Address Hi - Read Channel */ -#define MDS_DSAL 0xFFC03906 /* Start Address Lo - Read Channel */ -#define MDS_DCT 0xFFC03908 /* DMA Count - Read Channel */ -#define MDS_DND 0xFFC0390A /* Next Descriptor Pointer - Read Channel */ -#define MDS_DDR 0xFFC0390C /* Descriptor Ready - Read Channel */ -#define MDS_DI 0xFFC0390E /* DMA Interrupt - Read Channel */ - -/* For backwards-compatibility with VDSP++3.0 and earlier code... */ -#define MDW_DCP MDD_DCP -#define MDW_DCFG MDD_DCFG -#define MDW_DSAH MDD_DSAH -#define MDW_DSAL MDD_DSAL -#define MDW_DCT MDD_DCT -#define MDW_DND MDD_DND -#define MDW_DDR MDD_DDR -#define MDW_DI MDD_DI -#define MDR_DCP MDS_DCP -#define MDR_DCFG MDS_DCFG -#define MDR_DSAH MDS_DSAH -#define MDR_DSAL MDS_DSAL -#define MDR_DCT MDS_DCT -#define MDR_DND MDS_DND -#define MDR_DDR MDS_DDR -#define MDR_DI MDS_DI - -/* Aysnchronous Memory Controller - External Bus Interface Unit (0xFFC0 3C00-0xFFC0 3FFF) */ -#define EBIU_AMGCTL 0xFFC03C00 /* Asynchronous Memory Global Control Register */ -#define EBIU_AMBCTL0 0xFFC03C04 /* Asynchronous Memory Bank Control Register 0 */ -#define EBIU_AMBCTL1 0xFFC03C08 /* Asynchronous Memory Bank Control Register 1 */ - -/* PCI Bridge PAB Registers (0xFFC0 4000-0xFFC0 43FF) */ -#define PCI_CTL 0xFFC04000 /* PCI Bridge Control */ -#define PCI_CTL_HOST 0x01 -#define PCI_CTL_ENABPCI 0x02 -#define PCI_CTL_FASTBCK2BCK 0x04 -#define PCI_CTL_ENABINTA 0x08 -#define PCI_CTL_OUTPUTINTA 0x10 -#define PCI_CTL_ENABRST 0x20 -#define PCI_CTL_OUTPUTRST 0x40 - - -#define PCI_STAT 0xFFC04004 /* PCI Bridge Status */ -#define PCI_STAT_INTA 0x0001 -#define PCI_STAT_INTB 0x0002 -#define PCI_STAT_INTC 0x0004 -#define PCI_STAT_INTD 0x0008 -#define PCI_STAT_PARERR 0x0010 -#define PCI_STAT_FATERR 0x0020 -#define PCI_STAT_RESET 0x0040 -#define PCI_STAT_TXEMPTY 0x0080 -#define PCI_STAT_TXFULL 0x0100 -#define PCI_STAT_QUEFULL 0x0200 -#define PCI_STAT_MEMWRINV 0x0400 -#define PCI_STAT_INRDERR 0x0800 -#define PCI_STAT_INWRERR 0x1000 -#define PCI_STAT_INVEABACC 0x2000 -#define PCI_STAT_SYSERR 0x4000 - -#define PCI_ICTL 0xFFC04008 /* PCI Bridge Interrupt Control */ -#define PCI_ICTL_INTA 0x0001 -#define PCI_ICTL_INTB 0x0002 -#define PCI_ICTL_INTC 0x0004 -#define PCI_ICTL_INTD 0x0008 -#define PCI_ICTL_PARERR 0x0010 -#define PCI_ICTL_FATERR 0x0020 -#define PCI_ICTL_RESET 0x0040 -#define PCI_ICTL_TXFULL 0x0080 -#define PCI_ICTL_MEMWRINV 0x0400 -#define PCI_ICTL_INRDERR 0x0800 -#define PCI_ICTL_INWRERR 0x1000 -#define PCI_ICTL_INVEABACC 0x2000 -#define PCI_ICTL_SYSERR 0x4000 - -#define PCI_MBAP 0xFFC0400C /* PCI Memory Space Base Address Pointer [31:27] */ -#define PCI_IBAP 0xFFC04010 /* PCI IO Space Base Address Pointer */ -#define PCI_CBAP 0xFFC04014 /* PCI Config Space Base Address Port */ -#define PCI_TMBAP 0xFFC04018 /* PCI to BF535 Memory Base Address Pointer */ -#define PCI_TIBAP 0xFFC0401C /* PCI to BF535 IO Base Address Pointer */ - -/* PCI Bridge External Access Bus Registers (0xEEFF FF00-0xEEFF FFFF) */ -#define PCI_DMBARM 0xEEFFFF00 /* PCI Device Memory Bar Mask */ -#define PCI_DIBARM 0xEEFFFF04 /* PCI Device IO Bar Mask */ -#define PCI_CFG_DIC 0xEEFFFF08 /* PCI Config Device ID */ -#define PCI_CFG_VIC 0xEEFFFF0C /* PCI Config Vendor ID */ -#define PCI_CFG_STAT 0xEEFFFF10 /* PCI Config Status (Read-only) */ -#define PCI_CFG_CMD 0xEEFFFF14 /* PCI Config Command */ -#define PCI_CFG_CC 0xEEFFFF18 /* PCI Config Class Code */ -#define PCI_CFG_RID 0xEEFFFF1C /* PCI Config Revision ID */ -#define PCI_CFG_BIST 0xEEFFFF20 /* PCI Config BIST */ -#define PCI_CFG_HT 0xEEFFFF24 /* PCI Config Header Type */ -#define PCI_CFG_MLT 0xEEFFFF28 /* PCI Config Memory Latency Timer */ -#define PCI_CFG_CLS 0xEEFFFF2C /* PCI Config Cache Line Size */ -#define PCI_CFG_MBAR 0xEEFFFF30 /* PCI Config Memory Base Address Register */ -#define PCI_CFG_IBAR 0xEEFFFF34 /* PCI Config IO Base Address Register */ -#define PCI_CFG_SID 0xEEFFFF38 /* PCI Config Sub-system ID */ -#define PCI_CFG_SVID 0xEEFFFF3C /* PCI Config Sub-system Vendor ID */ -#define PCI_CFG_MAXL 0xEEFFFF40 /* PCI Config Maximum Latency Cycles */ -#define PCI_CFG_MING 0xEEFFFF44 /* PCI Config Minimum Grant Cycles */ -#define PCI_CFG_IP 0xEEFFFF48 /* PCI Config Interrupt Pin */ -#define PCI_CFG_IL 0xEEFFFF4C /* PCI Config Interrupt Line */ -#define PCI_HMCTL 0xEEFFFF50 /* PCI Blocking BAR Host Mode Control */ - -#define PCI_HMCTL_SYSMMRENAB 0x1 -#define PCI_HMCTL_L2ENAB 0x2 -#define PCI_HMCTL_ASYNCENAB 0x4 -#define PCI_HMCTL_ASYNCSIZE 0x18 /* 00-64MB, 01-128MB, 10-192MB, 11-256MB */ -#define PCI_HMCTL_SDRAMENAB 0x20 -#define PCI_HMCTL_SDRAMSIZE 0x7C0 /* 0-32MB, 1-64MB, 2-96MB, 128MB, 160MB */ - -/* USB Registers (0xFFC0 4400 - 0xFFC0 47FF) */ -#define USBD_ID 0xFFC04400 /* USB Device ID Register */ -#define USBD_FRM 0xFFC04402 /* Current USB Frame Number */ -#define USBD_FRMAT 0xFFC04404 /* Match value for USB frame number. */ -#define USBD_EPBUF 0xFFC04406 /* Enables Download of Configuration Into UDC Core */ -#define USBD_STAT 0xFFC04408 /* Returns USBD Module Status */ -#define USBD_CTRL 0xFFC0440A /* Allows Configuration and Control of USBD Module. */ -#define USBD_GINTR 0xFFC0440C /* Global Interrupt Register */ -#define USBD_GMASK 0xFFC0440E /* Global Interrupt Register Mask */ -#define USBD_DMACFG 0xFFC04440 /* DMA Master Channel Configuration Register */ -#define USBD_DMABL 0xFFC04442 /* DMA Master Channel Base Address, Low */ -#define USBD_DMABH 0xFFC04444 /* DMA Master Channel Base Address, High */ -#define USBD_DMACT 0xFFC04446 /* DMA Master Channel Count Register */ -#define USBD_DMAIRQ 0xFFC04448 /* DMA Master Channel DMA Count Register */ -#define USBD_INTR0 0xFFC04480 /* USB Endpoint 0 Interrupt Register */ -#define USBD_MASK0 0xFFC04482 /* USB Endpoint 0 Mask Register */ -#define USBD_EPCFG0 0xFFC04484 /* USB Endpoint 0 Control Register */ -#define USBD_EPADR0 0xFFC04486 /* USB Endpoint 0 Address Offset Register */ -#define USBD_EPLEN0 0xFFC04488 /* USB Endpoint 0 Buffer Length Register */ -#define USBD_INTR1 0xFFC0448A /* USB Endpoint 1 Interrupt Register */ -#define USBD_MASK1 0xFFC0448C /* USB Endpoint 1 Mask Register */ -#define USBD_EPCFG1 0xFFC0448E /* USB Endpoint 1 Control Register */ -#define USBD_EPADR1 0xFFC04490 /* USB Endpoint 1 Address Offset Register */ -#define USBD_EPLEN1 0xFFC04492 /* USB Endpoint 1 Buffer Length Register */ -#define USBD_INTR2 0xFFC04494 /* USB Endpoint 2 Interrupt Register */ -#define USBD_MASK2 0xFFC04496 /* USB Endpoint 2 Mask Register */ -#define USBD_EPCFG2 0xFFC04498 /* USB Endpoint 2 Control Register */ -#define USBD_EPADR2 0xFFC0449A /* USB Endpoint 2 Address Offset Register */ -#define USBD_EPLEN2 0xFFC0449C /* USB Endpoint 2 Buffer Length Register */ -#define USBD_INTR3 0xFFC0449E /* USB Endpoint 3 Interrupt Register */ -#define USBD_MASK3 0xFFC044A0 /* USB Endpoint 3 Mask Register */ -#define USBD_EPCFG3 0xFFC044A2 /* USB Endpoint 3 Control Register */ -#define USBD_EPADR3 0xFFC044A4 /* USB Endpoint 3 Address Offset Register */ -#define USBD_EPLEN3 0xFFC044A6 /* USB Endpoint 3 Buffer Length Register */ -#define USBD_INTR4 0xFFC044A8 /* USB Endpoint 4 Interrupt Register */ -#define USBD_MASK4 0xFFC044AA /* USB Endpoint 4 Mask Register */ -#define USBD_EPCFG4 0xFFC044AC /* USB Endpoint 4 Control Register */ -#define USBD_EPADR4 0xFFC044AE /* USB Endpoint 4 Address Offset Register */ -#define USBD_EPLEN4 0xFFC044B0 /* USB Endpoint 4 Buffer Length Register */ -#define USBD_INTR5 0xFFC044B2 /* USB Endpoint 5 Interrupt Register */ -#define USBD_MASK5 0xFFC044B4 /* USB Endpoint 5 Mask Register */ -#define USBD_EPCFG5 0xFFC044B6 /* USB Endpoint 5 Control Register */ -#define USBD_EPADR5 0xFFC044B8 /* USB Endpoint 5 Address Offset Register */ -#define USBD_EPLEN5 0xFFC044BA /* USB Endpoint 5 Buffer Length Register */ -#define USBD_INTR6 0xFFC044BC /* USB Endpoint 6 Interrupt Register */ -#define USBD_MASK6 0xFFC044BE /* USB Endpoint 6 Mask Register */ -#define USBD_EPCFG6 0xFFC044C0 /* USB Endpoint 6 Control Register */ -#define USBD_EPADR6 0xFFC044C2 /* USB Endpoint 6 Address Offset Register */ -#define USBD_EPLEN6 0xFFC044C4 /* USB Endpoint 6 Buffer Length Register */ -#define USBD_INTR7 0xFFC044C6 /* USB Endpoint 7 Interrupt Register */ -#define USBD_MASK7 0xFFC044C8 /* USB Endpoint 7 Mask Register */ -#define USBD_EPCFG7 0xFFC044CA /* USB Endpoint 7 Control Register */ -#define USBD_EPADR7 0xFFC044CC /* USB Endpoint 7 Address Offset Register */ -#define USBD_EPLEN7 0xFFC044CE /* USB Endpoint 7 Buffer Length Register */ - -/* System Bus Interface Unit (0xFFC0 4800-0xFFC0 4FFF) */ -#define L1SBAR 0xFFC04840 /* L1 SRAM Base Address Register */ -#define L1CSR 0xFFC04844 /* L1 SRAM Control Initialization Register */ -#define DMA_DBP 0xFFC04880 /* Next Descriptor Base Pointer */ -#define DB_ACOMP 0xFFC04884 /* DMA Bus Address Comparator */ -#define DB_CCOMP 0xFFC04888 /* DMA Bus Control Comparator */ - -#define DB_NDBP DMA_DBP /* Backward compatibility */ - -#define L1_SBAR L1SBAR -#define L1_CSR L1CSR - -/* SDRAM Controller External Bus Interface Unit (0xFFC0 4C00-0xFFC0 4FFF) */ -#define EBIU_SDGCTL 0xFFC04C00 /* SDRAM Global Control Register */ -#define EBIU_SDBCTL 0xFFC04C04 /* SDRAM Bank Control Register */ -#define EBIU_SDRRC 0xFFC04C0A /* SDRAM Refresh Rate Control Register */ -#define EBIU_SDSTAT 0xFFC04C0E /* SDRAM Status Register */ - -/* PAB Reserved (0xFFC0 5000-0xFFDF FFFF) (**Reserved**) */ - -/*********************************************************************************** */ -/* System MMR Register Bits */ -/*********************************************************************************** */ - -/* PLLCTL Masks */ -#define PLL_CLKIN 0x00000000 /* Pass CLKIN to PLL */ -#define PLL_CLKIN_DIV2 0x00000001 /* Pass CLKIN/2 to PLL */ -#define PLL_OFF 0x00000002 /* Shut off PLL clocks */ -#define STOPCK_OFF 0x00000008 /* Core clock off */ -#define PDWN 0x00000020 /* Put the PLL in a Deep Sleep state */ -#define BYPASS 0x00000100 /* Bypass the PLL */ -#define CCLK_DIV2 0x00000000 /* SCLK = CCLK / 2 */ -#define CCLK_DIV2_5 0x00010000 /* SCLK = CCLK / 2.5 */ -#define CCLK_DIV3 0x00020000 /* SCLK = CCLK / 3 */ -#define CCLK_DIV4 0x00030000 /* SCLK = CCLK / 4 */ - -/* IOCKR Masks */ -#define IOCK_PCI 0x00000001 /* Enable PCI peripheral clock */ -#define IOCK_L2 0x00000002 /* Enable L2 memory peripheral clock */ -#define IOCK_EBIU 0x00000004 /* Enable EBIU controller peripheral clock */ -#define IOCK_GPIO 0x00000008 /* Enable GPIO peripheral clock */ -#define IOCK_MEMDMA 0x00000010 /* Enable MemDMA controller peripheral clock */ -#define IOCK_SPORT0 0x00000020 /* Enable SPORT0 controller peripheral clock */ -#define IOCK_SPORT1 0x00000040 /* Enable SPORT1 controller peripheral clock */ -#define IOCK_SPI0 0x00000080 /* Enable SPI0 controller peripheral clock */ -#define IOCK_SPI1 0x00000100 /* Enable SPI1 controller peripheral clock */ -#define IOCK_UART0 0x00000200 /* Enable UART0 controller peripheral clock */ -#define IOCK_UART1 0x00000400 /* Enable UART1 controller peripheral clock */ -#define IOCK_TIMER0 0x00000800 /* Enable TIMER0 peripheral clock */ -#define IOCK_TIMER1 0x00001000 /* Enable TIMER1 peripheral clock */ -#define IOCK_TIMER2 0x00002000 /* Enable TIMER2 peripheral clock */ -#define IOCK_USB 0x00004000 /* Enable USB peripheral clock */ - -/* SWRST Mask */ -#define SYSTEM_RESET 0x00000007 /* Initiates a system software reset */ - -/* System Interrupt Controller Masks (SIC_IAR0, SIC_IAR1, SIC_IAR2, SIC_IMASK, SIC_IWR) */ -/* SIC_IAR0 Masks */ - -/* */ -#define P0_IVG7 0x00000000 /* Peripheral #0 assigned IVG7 */ -#define P0_IVG8 0x00000001 /* Peripheral #0 assigned IVG8 */ -#define P0_IVG9 0x00000002 /* Peripheral #0 assigned IVG9 */ -#define P0_IVG10 0x00000003 /* Peripheral #0 assigned IVG10 */ -#define P0_IVG11 0x00000004 /* Peripheral #0 assigned IVG11 */ -#define P0_IVG12 0x00000005 /* Peripheral #0 assigned IVG12 */ -#define P0_IVG13 0x00000006 /* Peripheral #0 assigned IVG13 */ -#define P0_IVG14 0x00000007 /* Peripheral #0 assigned IVG14 */ -#define P0_IVG15 0x00000008 /* Peripheral #0 assigned IVG15 */ -#define P1_IVG7 0x00000000 /* Peripheral #1 assigned IVG7 */ -#define P1_IVG8 0x00000010 /* Peripheral #1 assigned IVG8 */ -#define P1_IVG9 0x00000020 /* Peripheral #1 assigned IVG9 */ -#define P1_IVG10 0x00000030 /* Peripheral #1 assigned IVG10 */ -#define P1_IVG11 0x00000040 /* Peripheral #1 assigned IVG11 */ -#define P1_IVG12 0x00000050 /* Peripheral #1 assigned IVG12 */ -#define P1_IVG13 0x00000060 /* Peripheral #1 assigned IVG13 */ -#define P1_IVG14 0x00000070 /* Peripheral #1 assigned IVG14 */ -#define P1_IVG15 0x00000080 /* Peripheral #1 assigned IVG15 */ -#define P2_IVG7 0x00000000 /* Peripheral #2 assigned IVG7 */ -#define P2_IVG8 0x00000100 /* Peripheral #2 assigned IVG8 */ -#define P2_IVG9 0x00000200 /* Peripheral #2 assigned IVG9 */ -#define P2_IVG10 0x00000300 /* Peripheral #2 assigned IVG10 */ -#define P2_IVG11 0x00000400 /* Peripheral #2 assigned IVG11 */ -#define P2_IVG12 0x00000500 /* Peripheral #2 assigned IVG12 */ -#define P2_IVG13 0x00000600 /* Peripheral #2 assigned IVG13 */ -#define P2_IVG14 0x00000700 /* Peripheral #2 assigned IVG14 */ -#define P2_IVG15 0x00000800 /* Peripheral #2 assigned IVG15 */ -#define P3_IVG7 0x00000000 /* Peripheral #3 assigned IVG7 */ -#define P3_IVG8 0x00001000 /* Peripheral #3 assigned IVG8 */ -#define P3_IVG9 0x00002000 /* Peripheral #3 assigned IVG9 */ -#define P3_IVG10 0x00003000 /* Peripheral #3 assigned IVG10 */ -#define P3_IVG11 0x00004000 /* Peripheral #3 assigned IVG11 */ -#define P3_IVG12 0x00005000 /* Peripheral #3 assigned IVG12 */ -#define P3_IVG13 0x00006000 /* Peripheral #3 assigned IVG13 */ -#define P3_IVG14 0x00007000 /* Peripheral #3 assigned IVG14 */ -#define P3_IVG15 0x00008000 /* Peripheral #3 assigned IVG15 */ -#define P4_IVG7 0x00000000 /* Peripheral #4 assigned IVG7 */ -#define P4_IVG8 0x00010000 /* Peripheral #4 assigned IVG8 */ -#define P4_IVG9 0x00020000 /* Peripheral #4 assigned IVG9 */ -#define P4_IVG10 0x00030000 /* Peripheral #4 assigned IVG10 */ -#define P4_IVG11 0x00040000 /* Peripheral #4 assigned IVG11 */ -#define P4_IVG12 0x00050000 /* Peripheral #4 assigned IVG12 */ -#define P4_IVG13 0x00060000 /* Peripheral #4 assigned IVG13 */ -#define P4_IVG14 0x00070000 /* Peripheral #4 assigned IVG14 */ -#define P4_IVG15 0x00080000 /* Peripheral #4 assigned IVG15 */ -#define P5_IVG7 0x00000000 /* Peripheral #5 assigned IVG7 */ -#define P5_IVG8 0x00100000 /* Peripheral #5 assigned IVG8 */ -#define P5_IVG9 0x00200000 /* Peripheral #5 assigned IVG9 */ -#define P5_IVG10 0x00300000 /* Peripheral #5 assigned IVG10 */ -#define P5_IVG11 0x00400000 /* Peripheral #5 assigned IVG11 */ -#define P5_IVG12 0x00500000 /* Peripheral #5 assigned IVG12 */ -#define P5_IVG13 0x00600000 /* Peripheral #5 assigned IVG13 */ -#define P5_IVG14 0x00700000 /* Peripheral #5 assigned IVG14 */ -#define P5_IVG15 0x00800000 /* Peripheral #5 assigned IVG15 */ -#define P6_IVG7 0x00000000 /* Peripheral #6 assigned IVG7 */ -#define P6_IVG8 0x01000000 /* Peripheral #6 assigned IVG8 */ -#define P6_IVG9 0x02000000 /* Peripheral #6 assigned IVG9 */ -#define P6_IVG10 0x03000000 /* Peripheral #6 assigned IVG10 */ -#define P6_IVG11 0x04000000 /* Peripheral #6 assigned IVG11 */ -#define P6_IVG12 0x05000000 /* Peripheral #6 assigned IVG12 */ -#define P6_IVG13 0x06000000 /* Peripheral #6 assigned IVG13 */ -#define P6_IVG14 0x07000000 /* Peripheral #6 assigned IVG14 */ -#define P6_IVG15 0x08000000 /* Peripheral #6 assigned IVG15 */ -#define P7_IVG7 0x00000000 /* Peripheral #7 assigned IVG7 */ -#define P7_IVG8 0x10000000 /* Peripheral #7 assigned IVG8 */ -#define P7_IVG9 0x20000000 /* Peripheral #7 assigned IVG9 */ -#define P7_IVG10 0x30000000 /* Peripheral #7 assigned IVG10 */ -#define P7_IVG11 0x40000000 /* Peripheral #7 assigned IVG11 */ -#define P7_IVG12 0x50000000 /* Peripheral #7 assigned IVG12 */ -#define P7_IVG13 0x60000000 /* Peripheral #7 assigned IVG13 */ -#define P7_IVG14 0x70000000 /* Peripheral #7 assigned IVG14 */ -#define P7_IVG15 0x80000000 /* Peripheral #7 assigned IVG15 */ - -/* SIC_IAR1 Masks */ -#define P8_IVG7 0x00000000 /* Peripheral #8 assigned IVG7 */ -#define P8_IVG8 0x00000001 /* Peripheral #8 assigned IVG8 */ -#define P8_IVG9 0x00000002 /* Peripheral #8 assigned IVG9 */ -#define P8_IVG10 0x00000003 /* Peripheral #8 assigned IVG10 */ -#define P8_IVG11 0x00000004 /* Peripheral #8 assigned IVG11 */ -#define P8_IVG12 0x00000005 /* Peripheral #8 assigned IVG12 */ -#define P8_IVG13 0x00000006 /* Peripheral #8 assigned IVG13 */ -#define P8_IVG14 0x00000007 /* Peripheral #8 assigned IVG14 */ -#define P8_IVG15 0x00000008 /* Peripheral #8 assigned IVG15 */ -#define P9_IVG7 0x00000000 /* Peripheral #9 assigned IVG7 */ -#define P9_IVG8 0x00000010 /* Peripheral #9 assigned IVG8 */ -#define P9_IVG9 0x00000020 /* Peripheral #9 assigned IVG9 */ -#define P9_IVG10 0x00000030 /* Peripheral #9 assigned IVG10 */ -#define P9_IVG11 0x00000040 /* Peripheral #9 assigned IVG11 */ -#define P9_IVG12 0x00000050 /* Peripheral #9 assigned IVG12 */ -#define P9_IVG13 0x00000060 /* Peripheral #9 assigned IVG13 */ -#define P9_IVG14 0x00000070 /* Peripheral #9 assigned IVG14 */ -#define P9_IVG15 0x00000080 /* Peripheral #9 assigned IVG15 */ -#define P10_IVG7 0x00000000 /* Peripheral #10 assigned IVG7 */ -#define P10_IVG8 0x00000100 /* Peripheral #10 assigned IVG8 */ -#define P10_IVG9 0x00000200 /* Peripheral #10 assigned IVG9 */ -#define P10_IVG10 0x00000300 /* Peripheral #10 assigned IVG10 */ -#define P10_IVG11 0x00000400 /* Peripheral #10 assigned IVG11 */ -#define P10_IVG12 0x00000500 /* Peripheral #10 assigned IVG12 */ -#define P10_IVG13 0x00000600 /* Peripheral #10 assigned IVG13 */ -#define P10_IVG14 0x00000700 /* Peripheral #10 assigned IVG14 */ -#define P10_IVG15 0x00000800 /* Peripheral #10 assigned IVG15 */ -#define P11_IVG7 0x00000000 /* Peripheral #11 assigned IVG7 */ -#define P11_IVG8 0x00001000 /* Peripheral #11 assigned IVG8 */ -#define P11_IVG9 0x00002000 /* Peripheral #11 assigned IVG9 */ -#define P11_IVG10 0x00003000 /* Peripheral #11 assigned IVG10 */ -#define P11_IVG11 0x00004000 /* Peripheral #11 assigned IVG11 */ -#define P11_IVG12 0x00005000 /* Peripheral #11 assigned IVG12 */ -#define P11_IVG13 0x00006000 /* Peripheral #11 assigned IVG13 */ -#define P11_IVG14 0x00007000 /* Peripheral #11 assigned IVG14 */ -#define P11_IVG15 0x00008000 /* Peripheral #11 assigned IVG15 */ -#define P12_IVG7 0x00000000 /* Peripheral #12 assigned IVG7 */ -#define P12_IVG8 0x00010000 /* Peripheral #12 assigned IVG8 */ -#define P12_IVG9 0x00020000 /* Peripheral #12 assigned IVG9 */ -#define P12_IVG10 0x00030000 /* Peripheral #12 assigned IVG10 */ -#define P12_IVG11 0x00040000 /* Peripheral #12 assigned IVG11 */ -#define P12_IVG12 0x00050000 /* Peripheral #12 assigned IVG12 */ -#define P12_IVG13 0x00060000 /* Peripheral #12 assigned IVG13 */ -#define P12_IVG14 0x00070000 /* Peripheral #12 assigned IVG14 */ -#define P12_IVG15 0x00080000 /* Peripheral #12 assigned IVG15 */ -#define P13_IVG7 0x00000000 /* Peripheral #13 assigned IVG7 */ -#define P13_IVG8 0x00100000 /* Peripheral #13 assigned IVG8 */ -#define P13_IVG9 0x00200000 /* Peripheral #13 assigned IVG9 */ -#define P13_IVG10 0x00300000 /* Peripheral #13 assigned IVG10 */ -#define P13_IVG11 0x00400000 /* Peripheral #13 assigned IVG11 */ -#define P13_IVG12 0x00500000 /* Peripheral #13 assigned IVG12 */ -#define P13_IVG13 0x00600000 /* Peripheral #13 assigned IVG13 */ -#define P13_IVG14 0x00700000 /* Peripheral #14 assigned IVG14 */ -#define P13_IVG15 0x00800000 /* Peripheral #14 assigned IVG15 */ -#define P14_IVG7 0x00000000 /* Peripheral #14 assigned IVG7 */ -#define P14_IVG8 0x01000000 /* Peripheral #14 assigned IVG8 */ -#define P14_IVG9 0x02000000 /* Peripheral #14 assigned IVG9 */ -#define P14_IVG10 0x03000000 /* Peripheral #14 assigned IVG10 */ -#define P14_IVG11 0x04000000 /* Peripheral #14 assigned IVG11 */ -#define P14_IVG12 0x05000000 /* Peripheral #14 assigned IVG12 */ -#define P14_IVG13 0x06000000 /* Peripheral #14 assigned IVG13 */ -#define P14_IVG14 0x07000000 /* Peripheral #14 assigned IVG14 */ -#define P14_IVG15 0x08000000 /* Peripheral #14 assigned IVG15 */ -#define P15_IVG7 0x00000000 /* Peripheral #15 assigned IVG7 */ -#define P15_IVG8 0x10000000 /* Peripheral #15 assigned IVG8 */ -#define P15_IVG9 0x20000000 /* Peripheral #15 assigned IVG9 */ -#define P15_IVG10 0x30000000 /* Peripheral #15 assigned IVG10 */ -#define P15_IVG11 0x40000000 /* Peripheral #15 assigned IVG11 */ -#define P15_IVG12 0x50000000 /* Peripheral #15 assigned IVG12 */ -#define P15_IVG13 0x60000000 /* Peripheral #15 assigned IVG13 */ -#define P15_IVG14 0x70000000 /* Peripheral #15 assigned IVG14 */ -#define P15_IVG15 0x80000000 /* Peripheral #15 assigned IVG15 */ - -/* SIC_IAR2 Masks */ -#define P16_IVG7 0x00000000 /* Peripheral #16 assigned IVG7 */ -#define P16_IVG8 0x00000001 /* Peripheral #16 assigned IVG8 */ -#define P16_IVG9 0x00000002 /* Peripheral #16 assigned IVG9 */ -#define P16_IVG10 0x00000003 /* Peripheral #16 assigned IVG10 */ -#define P16_IVG11 0x00000004 /* Peripheral #16 assigned IVG11 */ -#define P16_IVG12 0x00000005 /* Peripheral #16 assigned IVG12 */ -#define P16_IVG13 0x00000006 /* Peripheral #16 assigned IVG13 */ -#define P16_IVG14 0x00000007 /* Peripheral #16 assigned IVG14 */ -#define P16_IVG15 0x00000008 /* Peripheral #16 assigned IVG15 */ -#define P17_IVG7 0x00000000 /* Peripheral #17 assigned IVG7 */ -#define P17_IVG8 0x00000010 /* Peripheral #17 assigned IVG8 */ -#define P17_IVG9 0x00000020 /* Peripheral #17 assigned IVG9 */ -#define P17_IVG10 0x00000030 /* Peripheral #17 assigned IVG10 */ -#define P17_IVG11 0x00000040 /* Peripheral #17 assigned IVG11 */ -#define P17_IVG12 0x00000050 /* Peripheral #17 assigned IVG12 */ -#define P17_IVG13 0x00000060 /* Peripheral #17 assigned IVG13 */ -#define P17_IVG14 0x00000070 /* Peripheral #17 assigned IVG14 */ -#define P17_IVG15 0x00000080 /* Peripheral #17 assigned IVG15 */ -#define P18_IVG7 0x00000000 /* Peripheral #18 assigned IVG7 */ -#define P18_IVG8 0x00000100 /* Peripheral #18 assigned IVG8 */ -#define P18_IVG9 0x00000200 /* Peripheral #18 assigned IVG9 */ -#define P18_IVG10 0x00000300 /* Peripheral #18 assigned IVG10 */ -#define P18_IVG11 0x00000400 /* Peripheral #18 assigned IVG11 */ -#define P18_IVG12 0x00000500 /* Peripheral #18 assigned IVG12 */ -#define P18_IVG13 0x00000600 /* Peripheral #18 assigned IVG13 */ -#define P18_IVG14 0x00000700 /* Peripheral #18 assigned IVG14 */ -#define P18_IVG15 0x00000800 /* Peripheral #18 assigned IVG15 */ -#define P19_IVG7 0x00000000 /* Peripheral #19 assigned IVG7 */ -#define P19_IVG8 0x00001000 /* Peripheral #19 assigned IVG8 */ -#define P19_IVG9 0x00002000 /* Peripheral #19 assigned IVG9 */ -#define P19_IVG10 0x00003000 /* Peripheral #19 assigned IVG10 */ -#define P19_IVG11 0x00004000 /* Peripheral #19 assigned IVG11 */ -#define P19_IVG12 0x00005000 /* Peripheral #19 assigned IVG12 */ -#define P19_IVG13 0x00006000 /* Peripheral #19 assigned IVG13 */ -#define P19_IVG14 0x00007000 /* Peripheral #19 assigned IVG14 */ -#define P19_IVG15 0x00008000 /* Peripheral #19 assigned IVG15 */ -#define P20_IVG7 0x00000000 /* Peripheral #20 assigned IVG7 */ -#define P20_IVG8 0x00010000 /* Peripheral #20 assigned IVG8 */ -#define P20_IVG9 0x00020000 /* Peripheral #20 assigned IVG9 */ -#define P20_IVG10 0x00030000 /* Peripheral #20 assigned IVG10 */ -#define P20_IVG11 0x00040000 /* Peripheral #20 assigned IVG11 */ -#define P20_IVG12 0x00050000 /* Peripheral #20 assigned IVG12 */ -#define P20_IVG13 0x00060000 /* Peripheral #20 assigned IVG13 */ -#define P20_IVG14 0x00070000 /* Peripheral #20 assigned IVG14 */ -#define P20_IVG15 0x00080000 /* Peripheral #20 assigned IVG15 */ -/* */ -/* SIC_IMASK Masks */ -#define SIC_UNMASK_ALL 0x00000000 /* Unmask all peripheral interrupts */ -#define SIC_MASK_ALL 0xFFFFFFFF /* Mask all peripheral interrupts */ -#define SIC_MASK0 0x00000001 /* Mask Peripheral #0 interrupt */ -#define SIC_MASK1 0x00000002 /* Mask Peripheral #1 interrupt */ -#define SIC_MASK2 0x00000004 /* Mask Peripheral #2 interrupt */ -#define SIC_MASK3 0x00000008 /* Mask Peripheral #3 interrupt */ -#define SIC_MASK4 0x00000010 /* Mask Peripheral #4 interrupt */ -#define SIC_MASK5 0x00000020 /* Mask Peripheral #5 interrupt */ -#define SIC_MASK6 0x00000040 /* Mask Peripheral #6 interrupt */ -#define SIC_MASK7 0x00000080 /* Mask Peripheral #7 interrupt */ -#define SIC_MASK8 0x00000100 /* Mask Peripheral #8 interrupt */ -#define SIC_MASK9 0x00000200 /* Mask Peripheral #9 interrupt */ -#define SIC_MASK10 0x00000400 /* Mask Peripheral #10 interrupt */ -#define SIC_MASK11 0x00000800 /* Mask Peripheral #11 interrupt */ -#define SIC_MASK12 0x00001000 /* Mask Peripheral #12 interrupt */ -#define SIC_MASK13 0x00002000 /* Mask Peripheral #13 interrupt */ -#define SIC_MASK14 0x00004000 /* Mask Peripheral #14 interrupt */ -#define SIC_MASK15 0x00008000 /* Mask Peripheral #15 interrupt */ -#define SIC_MASK16 0x00010000 /* Mask Peripheral #16 interrupt */ -#define SIC_MASK17 0x00020000 /* Mask Peripheral #17 interrupt */ -#define SIC_MASK18 0x00040000 /* Mask Peripheral #18 interrupt */ -#define SIC_MASK19 0x00080000 /* Mask Peripheral #19 interrupt */ -#define SIC_MASK20 0x00100000 /* Mask Peripheral #20 interrupt */ -#define SIC_MASK_DFR 0x80000000 /* Mask Core Double Fault Reset */ -#define SIC_UNMASK0 0xFFFFFFFE /* Unmask Peripheral #0 interrupt */ -#define SIC_UNMASK1 0xFFFFFFFD /* Unmask Peripheral #1 interrupt */ -#define SIC_UNMASK2 0xFFFFFFFB /* Unmask Peripheral #2 interrupt */ -#define SIC_UNMASK3 0xFFFFFFF7 /* Unmask Peripheral #3 interrupt */ -#define SIC_UNMASK4 0xFFFFFFEF /* Unmask Peripheral #4 interrupt */ -#define SIC_UNMASK5 0xFFFFFFDF /* Unmask Peripheral #5 interrupt */ -#define SIC_UNMASK6 0xFFFFFFBF /* Unmask Peripheral #6 interrupt */ -#define SIC_UNMASK7 0xFFFFFF7F /* Unmask Peripheral #7 interrupt */ -#define SIC_UNMASK8 0xFFFFFEFF /* Unmask Peripheral #8 interrupt */ -#define SIC_UNMASK9 0xFFFFFDFF /* Unmask Peripheral #9 interrupt */ -#define SIC_UNMASK10 0xFFFFFBFF /* Unmask Peripheral #10 interrupt */ -#define SIC_UNMASK11 0xFFFFF7FF /* Unmask Peripheral #11 interrupt */ -#define SIC_UNMASK12 0xFFFFEFFF /* Unmask Peripheral #12 interrupt */ -#define SIC_UNMASK13 0xFFFFDFFF /* Unmask Peripheral #13 interrupt */ -#define SIC_UNMASK14 0xFFFFBFFF /* Unmask Peripheral #14 interrupt */ -#define SIC_UNMASK15 0xFFFF7FFF /* Unmask Peripheral #15 interrupt */ -#define SIC_UNMASK16 0xFFFEFFFF /* Unmask Peripheral #16 interrupt */ -#define SIC_UNMASK17 0xFFFDFFFF /* Unmask Peripheral #17 interrupt */ -#define SIC_UNMASK18 0xFFFBFFFF /* Unmask Peripheral #18 interrupt */ -#define SIC_UNMASK19 0xFFF7FFFF /* Unmask Peripheral #19 interrupt */ -#define SIC_UNMASK20 0xFFEFFFFF /* Unmask Peripheral #20 interrupt */ -#define SIC_UNMASK_DFR 0x7FFFFFFF /* Unmask Core Double Fault Reset */ - -/* SIC_IWR Masks */ -#define IWR_DISABLE_ALL 0x00000000 /* Wakeup Disable all peripherals */ -#define IWR_ENABLE_ALL 0xFFFFFFFF /* Wakeup Enable all peripherals */ -#define IWR_ENABLE0 0x00000001 /* Wakeup Enable Peripheral #0 */ -#define IWR_ENABLE1 0x00000002 /* Wakeup Enable Peripheral #1 */ -#define IWR_ENABLE2 0x00000004 /* Wakeup Enable Peripheral #2 */ -#define IWR_ENABLE3 0x00000008 /* Wakeup Enable Peripheral #3 */ -#define IWR_ENABLE4 0x00000010 /* Wakeup Enable Peripheral #4 */ -#define IWR_ENABLE5 0x00000020 /* Wakeup Enable Peripheral #5 */ -#define IWR_ENABLE6 0x00000040 /* Wakeup Enable Peripheral #6 */ -#define IWR_ENABLE7 0x00000080 /* Wakeup Enable Peripheral #7 */ -#define IWR_ENABLE8 0x00000100 /* Wakeup Enable Peripheral #8 */ -#define IWR_ENABLE9 0x00000200 /* Wakeup Enable Peripheral #9 */ -#define IWR_ENABLE10 0x00000400 /* Wakeup Enable Peripheral #10 */ -#define IWR_ENABLE11 0x00000800 /* Wakeup Enable Peripheral #11 */ -#define IWR_ENABLE12 0x00001000 /* Wakeup Enable Peripheral #12 */ -#define IWR_ENABLE13 0x00002000 /* Wakeup Enable Peripheral #13 */ -#define IWR_ENABLE14 0x00004000 /* Wakeup Enable Peripheral #14 */ -#define IWR_ENABLE15 0x00008000 /* Wakeup Enable Peripheral #15 */ -#define IWR_ENABLE16 0x00010000 /* Wakeup Enable Peripheral #16 */ -#define IWR_ENABLE17 0x00020000 /* Wakeup Enable Peripheral #17 */ -#define IWR_ENABLE18 0x00040000 /* Wakeup Enable Peripheral #18 */ -#define IWR_ENABLE19 0x00080000 /* Wakeup Enable Peripheral #19 */ -#define IWR_ENABLE20 0x00100000 /* Wakeup Enable Peripheral #20 */ -#define IWR_DISABLE0 0xFFFFFFFE /* Wakeup Disable Peripheral #0 */ -#define IWR_DISABLE1 0xFFFFFFFD /* Wakeup Disable Peripheral #1 */ -#define IWR_DISABLE2 0xFFFFFFFB /* Wakeup Disable Peripheral #2 */ -#define IWR_DISABLE3 0xFFFFFFF7 /* Wakeup Disable Peripheral #3 */ -#define IWR_DISABLE4 0xFFFFFFEF /* Wakeup Disable Peripheral #4 */ -#define IWR_DISABLE5 0xFFFFFFDF /* Wakeup Disable Peripheral #5 */ -#define IWR_DISABLE6 0xFFFFFFBF /* Wakeup Disable Peripheral #6 */ -#define IWR_DISABLE7 0xFFFFFF7F /* Wakeup Disable Peripheral #7 */ -#define IWR_DISABLE8 0xFFFFFEFF /* Wakeup Disable Peripheral #8 */ -#define IWR_DISABLE9 0xFFFFFDFF /* Wakeup Disable Peripheral #9 */ -#define IWR_DISABLE10 0xFFFFFBFF /* Wakeup Disable Peripheral #10 */ -#define IWR_DISABLE11 0xFFFFF7FF /* Wakeup Disable Peripheral #11 */ -#define IWR_DISABLE12 0xFFFFEFFF /* Wakeup Disable Peripheral #12 */ -#define IWR_DISABLE13 0xFFFFDFFF /* Wakeup Disable Peripheral #13 */ -#define IWR_DISABLE14 0xFFFFBFFF /* Wakeup Disable Peripheral #14 */ -#define IWR_DISABLE15 0xFFFF7FFF /* Wakeup Disable Peripheral #15 */ -#define IWR_DISABLE16 0xFFFEFFFF /* Wakeup Disable Peripheral #16 */ -#define IWR_DISABLE17 0xFFFDFFFF /* Wakeup Disable Peripheral #17 */ -#define IWR_DISABLE18 0xFFFBFFFF /* Wakeup Disable Peripheral #18 */ -#define IWR_DISABLE19 0xFFF7FFFF /* Wakeup Disable Peripheral #19 */ -#define IWR_DISABLE20 0xFFEFFFFF /* Wakeup Disable Peripheral #20 */ - -/* WDOGCTL Masks */ -#define ENABLE_RESET 0x00000000 /* Set Watchdog Timer to generate reset */ -#define ENABLE_NMI 0x00000002 /* Set Watchdog Timer to generate non-maskable interrupt */ -#define ENABLE_GPI 0x00000004 /* Set Watchdog Timer to generate general-purpose interrupt */ -#define DISABLE_EVT 0x00000006 /* Disable Watchdog Timer interrupts */ - -/* RTCFAST Mask */ -#define ENABLE_PRESCALE 0x00000001 /* Enable prescaler so RTC runs at 1 Hz */ - /* Must be set after power-up for proper operation of RTC */ - -/* SPICTLx Masks */ -#define TIMOD 0x00000003 /* Transfer initiation mode and interrupt generation */ -#define SZ 0x00000004 /* Send Zero (=0) or last (=1) word when TDBR empty. */ -#define GM 0x00000008 /* When RDBR full, get more (=1) data or discard (=0) incoming Data */ -#define PSSE 0x00000010 /* Enable (=1) Slave-Select input for Master. */ -#define EMISO 0x00000020 /* Enable (=1) MISO pin as an output. */ -#define SIZE 0x00000100 /* Word length (0 => 8 bits, 1 => 16 bits) */ -#define LSBF 0x00000200 /* Data format (0 => MSB sent/received first 1 => LSB sent/received first) */ -#define CPHA 0x00000400 /* Clock phase (0 => SPICLK starts toggling in middle of xfer, 1 => SPICLK toggles at the beginning of xfer. */ -#define CPOL 0x00000800 /* Clock polarity (0 => active-high, 1 => active-low) */ -#define MSTR 0x00001000 /* Configures SPI as master (=1) or slave (=0) */ -#define WOM 0x00002000 /* Open drain (=1) data output enable (for MOSI and MISO) */ -#define SPE 0x00004000 /* SPI module enable (=1), disable (=0) */ - -/* SPIFLGx Masks */ -#define FLS1 0x00000002 /* Enables (=1) SPI_FLOUT1 as flag output for SPI Slave-select */ -#define FLS2 0x00000004 /* Enables (=1) SPI_FLOUT2 as flag output for SPI Slave-select */ -#define FLS3 0x00000008 /* Enables (=1) SPI_FLOUT3 as flag output for SPI Slave-select */ -#define FLS4 0x00000010 /* Enables (=1) SPI_FLOUT4 as flag output for SPI Slave-select */ -#define FLS5 0x00000020 /* Enables (=1) SPI_FLOUT5 as flag output for SPI Slave-select */ -#define FLS6 0x00000040 /* Enables (=1) SPI_FLOUT6 as flag output for SPI Slave-select */ -#define FLS7 0x00000080 /* Enables (=1) SPI_FLOUT7 as flag output for SPI Slave-select */ -#define FLG1 0x00000200 /* Activates (=0) SPI_FLOUT1 as flag output for SPI Slave-select */ -#define FLG2 0x00000400 /* Activates (=0) SPI_FLOUT2 as flag output for SPI Slave-select */ -#define FLG3 0x00000800 /* Activates (=0) SPI_FLOUT3 as flag output for SPI Slave-select */ -#define FLG4 0x00001000 /* Activates (=0) SPI_FLOUT4 as flag output for SPI Slave-select */ -#define FLG5 0x00002000 /* Activates (=0) SPI_FLOUT5 as flag output for SPI Slave-select */ -#define FLG6 0x00004000 /* Activates (=0) SPI_FLOUT6 as flag output for SPI Slave-select */ -#define FLG7 0x00008000 /* Activates (=0) SPI_FLOUT7 as flag output for SPI Slave-select */ - -/* SPIFLGx Bit Positions */ -#define FLS1_P 0x00000001 /* Enables (=1) SPI_FLOUT1 as flag output for SPI Slave-select */ -#define FLS2_P 0x00000002 /* Enables (=1) SPI_FLOUT2 as flag output for SPI Slave-select */ -#define FLS3_P 0x00000003 /* Enables (=1) SPI_FLOUT3 as flag output for SPI Slave-select */ -#define FLS4_P 0x00000004 /* Enables (=1) SPI_FLOUT4 as flag output for SPI Slave-select */ -#define FLS5_P 0x00000005 /* Enables (=1) SPI_FLOUT5 as flag output for SPI Slave-select */ -#define FLS6_P 0x00000006 /* Enables (=1) SPI_FLOUT6 as flag output for SPI Slave-select */ -#define FLS7_P 0x00000007 /* Enables (=1) SPI_FLOUT7 as flag output for SPI Slave-select */ -#define FLG1_P 0x00000009 /* Activates (=0) SPI_FLOUT1 as flag output for SPI Slave-select */ -#define FLG2_P 0x0000000A /* Activates (=0) SPI_FLOUT2 as flag output for SPI Slave-select */ -#define FLG3_P 0x0000000B /* Activates (=0) SPI_FLOUT3 as flag output for SPI Slave-select */ -#define FLG4_P 0x0000000C /* Activates (=0) SPI_FLOUT4 as flag output for SPI Slave-select */ -#define FLG5_P 0x0000000D /* Activates (=0) SPI_FLOUT5 as flag output for SPI Slave-select */ -#define FLG6_P 0x0000000E /* Activates (=0) SPI_FLOUT6 as flag output for SPI Slave-select */ -#define FLG7_P 0x0000000F /* Activates (=0) SPI_FLOUT7 as flag output for SPI Slave-select */ - -/* AMGCTL Masks */ -#define AMCKEN 0x00000001 /* Enable CLKOUT */ -#define AMBEN_B4 0x00000002 /* Enable Asynchronous Memory Bank 6 only */ -#define AMBEN_B4_B5 0x00000004 /* Enable Asynchronous Memory Banks 4 & 5 only */ -#define AMBEN_ALL 0x00000006 /* Enable Asynchronous Memory Banks (all) 4, 5, 6, and 7 */ -#define B4PEN 0x00000010 /* Enable 16-bit packing for Asynchronous Memory Bank 4 */ -#define B5PEN 0x00000020 /* Enable 16-bit packing for Asynchronous Memory Bank 5 */ -#define B6PEN 0x00000040 /* Enable 16-bit packing for Asynchronous Memory Bank 6 */ -#define B7PEN 0x00000080 /* Enable 16-bit packing for Asynchronous Memory Bank 7 */ - -/* AMGCTL Bit Positions */ -#define AMCKEN_P 0x00000000 /* Enable CLKOUT */ -#define AMBEN_P0 0x00000001 /* Asynchronous Memory Enable, 00 - banks 4-7 disabled, 01 - bank 4 enabled */ -#define AMBEN_P1 0x00000002 /* Asynchronous Memory Enable, 10 - banks 4&5 enabled, 11 - banks 4-7 enabled */ -#define B4PEN_P 0x00000004 /* Enable 16-bit packing for Asynchronous Memory Bank 4 */ -#define B5PEN_P 0x00000005 /* Enable 16-bit packing for Asynchronous Memory Bank 5 */ -#define B6PEN_P 0x00000006 /* Enable 16-bit packing for Asynchronous Memory Bank 6 */ -#define B7PEN_P 0x00000007 /* Enable 16-bit packing for Asynchronous Memory Bank 7 */ - -/* AMBCTL0 Masks */ -#define B4RDYEN 0x00000001 /* Bank 4 RDY Enable, 0=disable, 1=enable */ -#define B4RDYPOL 0x00000002 /* Bank 4 RDY Active high, 0=active low, 1=active high */ -#define B4TT_1 0x00000004 /* Bank 4 Transition Time from Read to Write = 1 cycle */ -#define B4TT_2 0x00000008 /* Bank 4 Transition Time from Read to Write = 2 cycles */ -#define B4TT_3 0x0000000C /* Bank 4 Transition Time from Read to Write = 3 cycles */ -#define B4TT_4 0x00000000 /* Bank 4 Transition Time from Read to Write = 4 cycles */ -#define B4ST_1 0x00000010 /* Bank 4 Setup Time from AOE asserted to Read or Write asserted = 1 cycle */ -#define B4ST_2 0x00000020 /* Bank 4 Setup Time from AOE asserted to Read or Write asserted = 2 cycles */ -#define B4ST_3 0x00000030 /* Bank 4 Setup Time from AOE asserted to Read or Write asserted = 3 cycles */ -#define B4ST_4 0x00000000 /* Bank 4 Setup Time from AOE asserted to Read or Write asserted = 4 cycles */ -#define B4HT_1 0x00000040 /* Bank 4 Hold Time from Read or Write deasserted to AOE deasserted = 1 cycle */ -#define B4HT_2 0x00000080 /* Bank 4 Hold Time from Read or Write deasserted to AOE deasserted = 2 cycles */ -#define B4HT_3 0x000000C0 /* Bank 4 Hold Time from Read or Write deasserted to AOE deasserted = 3 cycles */ -#define B4HT_4 0x00000000 /* Bank 4 Hold Time from Read or Write deasserted to AOE deasserted = 4 cycles */ -#define B4RAT_1 0x00000100 /* Bank 4 Read Access Time = 1 cycle */ -#define B4RAT_2 0x00000200 /* Bank 4 Read Access Time = 2 cycles */ -#define B4RAT_3 0x00000300 /* Bank 4 Read Access Time = 3 cycles */ -#define B4RAT_4 0x00000400 /* Bank 4 Read Access Time = 4 cycles */ -#define B4RAT_5 0x00000500 /* Bank 4 Read Access Time = 5 cycles */ -#define B4RAT_6 0x00000600 /* Bank 4 Read Access Time = 6 cycles */ -#define B4RAT_7 0x00000700 /* Bank 4 Read Access Time = 7 cycles */ -#define B4RAT_8 0x00000800 /* Bank 4 Read Access Time = 8 cycles */ -#define B4RAT_9 0x00000900 /* Bank 4 Read Access Time = 9 cycles */ -#define B4RAT_10 0x00000A00 /* Bank 4 Read Access Time = 10 cycles */ -#define B4RAT_11 0x00000B00 /* Bank 4 Read Access Time = 11 cycles */ -#define B4RAT_12 0x00000C00 /* Bank 4 Read Access Time = 12 cycles */ -#define B4RAT_13 0x00000D00 /* Bank 4 Read Access Time = 13 cycles */ -#define B4RAT_14 0x00000E00 /* Bank 4 Read Access Time = 14 cycles */ -#define B4RAT_15 0x00000F00 /* Bank 4 Read Access Time = 15 cycles */ -#define B4WAT_1 0x00001000 /* Bank 4 Write Access Time = 1 cycle */ -#define B4WAT_2 0x00002000 /* Bank 4 Write Access Time = 2 cycles */ -#define B4WAT_3 0x00003000 /* Bank 4 Write Access Time = 3 cycles */ -#define B4WAT_4 0x00004000 /* Bank 4 Write Access Time = 4 cycles */ -#define B4WAT_5 0x00005000 /* Bank 4 Write Access Time = 5 cycles */ -#define B4WAT_6 0x00006000 /* Bank 4 Write Access Time = 6 cycles */ -#define B4WAT_7 0x00007000 /* Bank 4 Write Access Time = 7 cycles */ -#define B4WAT_8 0x00008000 /* Bank 4 Write Access Time = 8 cycles */ -#define B4WAT_9 0x00009000 /* Bank 4 Write Access Time = 9 cycles */ -#define B4WAT_10 0x0000A000 /* Bank 4 Write Access Time = 10 cycles */ -#define B4WAT_11 0x0000B000 /* Bank 4 Write Access Time = 11 cycles */ -#define B4WAT_12 0x0000C000 /* Bank 4 Write Access Time = 12 cycles */ -#define B4WAT_13 0x0000D000 /* Bank 4 Write Access Time = 13 cycles */ -#define B4WAT_14 0x0000E000 /* Bank 4 Write Access Time = 14 cycles */ -#define B4WAT_15 0x0000F000 /* Bank 4 Write Access Time = 15 cycles */ -#define B5RDYEN 0x00000001 /* Bank 5 RDY enable, 0=disable, 1=enable */ -#define B5RDYPOL 0x00000002 /* Bank 5 RDY Active high, 0=active low, 1=active high */ -#define B5TT_1 0x00000004 /* Bank 5 Transition Time from Read to Write = 1 cycle */ -#define B5TT_2 0x00000008 /* Bank 5 Transition Time from Read to Write = 2 cycles */ -#define B5TT_3 0x0000000C /* Bank 5 Transition Time from Read to Write = 3 cycles */ -#define B5TT_4 0x00000000 /* Bank 5 Transition Time from Read to Write = 4 cycles */ -#define B5ST_1 0x00000010 /* Bank 5 Setup Time from AOE asserted to Read or Write asserted = 1 cycle */ -#define B5ST_2 0x00000020 /* Bank 5 Setup Time from AOE asserted to Read or Write asserted = 2 cycles */ -#define B5ST_3 0x00000030 /* Bank 5 Setup Time from AOE asserted to Read or Write asserted = 3 cycles */ -#define B5ST_4 0x00000000 /* Bank 5 Setup Time from AOE asserted to Read or Write asserted = 4 cycles */ -#define B5HT_1 0x00000040 /* Bank 5 Hold Time from Read or Write deasserted to AOE deasserted = 1 cycle */ -#define B5HT_2 0x00000080 /* Bank 5 Hold Time from Read or Write deasserted to AOE deasserted = 2 cycles */ -#define B5HT_3 0x000000C0 /* Bank 5 Hold Time from Read or Write deasserted to AOE deasserted = 3 cycles */ -#define B5HT_4 0x00000000 /* Bank 5 Hold Time from Read or Write deasserted to AOE deasserted = 4 cycles */ -#define B5RAT_1 0x00000100 /* Bank 5 Read Access Time = 1 cycle */ -#define B5RAT_2 0x00000200 /* Bank 5 Read Access Time = 2 cycles */ -#define B5RAT_3 0x00000300 /* Bank 5 Read Access Time = 3 cycles */ -#define B5RAT_4 0x00000400 /* Bank 5 Read Access Time = 4 cycles */ -#define B5RAT_5 0x00000500 /* Bank 5 Read Access Time = 5 cycles */ -#define B5RAT_6 0x00000600 /* Bank 5 Read Access Time = 6 cycles */ -#define B5RAT_7 0x00000700 /* Bank 5 Read Access Time = 7 cycles */ -#define B5RAT_8 0x00000800 /* Bank 5 Read Access Time = 8 cycles */ -#define B5RAT_9 0x00000900 /* Bank 5 Read Access Time = 9 cycles */ -#define B5RAT_10 0x00000A00 /* Bank 5 Read Access Time = 10 cycles */ -#define B5RAT_11 0x00000B00 /* Bank 5 Read Access Time = 11 cycles */ -#define B5RAT_12 0x00000C00 /* Bank 5 Read Access Time = 12 cycles */ -#define B5RAT_13 0x00000D00 /* Bank 5 Read Access Time = 13 cycles */ -#define B5RAT_14 0x00000E00 /* Bank 5 Read Access Time = 14 cycles */ -#define B5RAT_15 0x00000F00 /* Bank 5 Read Access Time = 15 cycles */ -#define B5WAT_1 0x00001000 /* Bank 5 Write Access Time = 1 cycle */ -#define B5WAT_2 0x00002000 /* Bank 5 Write Access Time = 2 cycles */ -#define B5WAT_3 0x00003000 /* Bank 5 Write Access Time = 3 cycles */ -#define B5WAT_4 0x00004000 /* Bank 5 Write Access Time = 4 cycles */ -#define B5WAT_5 0x00005000 /* Bank 5 Write Access Time = 5 cycles */ -#define B5WAT_6 0x00006000 /* Bank 5 Write Access Time = 6 cycles */ -#define B5WAT_7 0x00007000 /* Bank 5 Write Access Time = 7 cycles */ -#define B5WAT_8 0x00008000 /* Bank 5 Write Access Time = 8 cycles */ -#define B5WAT_9 0x00009000 /* Bank 5 Write Access Time = 9 cycles */ -#define B5WAT_10 0x0000A000 /* Bank 5 Write Access Time = 10 cycles */ -#define B5WAT_11 0x0000B000 /* Bank 5 Write Access Time = 11 cycles */ -#define B5WAT_12 0x0000C000 /* Bank 5 Write Access Time = 12 cycles */ -#define B5WAT_13 0x0000D000 /* Bank 5 Write Access Time = 13 cycles */ -#define B5WAT_14 0x0000E000 /* Bank 5 Write Access Time = 14 cycles */ -#define B5WAT_15 0x0000F000 /* Bank 5 Write Access Time = 15 cycles */ - -/* AMBCTL1 Masks */ -#define B6RDYEN 0x00000001 /* Bank 6 RDY Enable, 0=disable, 1=enable */ -#define B6RDYPOL 0x00000002 /* Bank 6 RDY Active high, 0=active low, 1=active high */ -#define B6TT_1 0x00000004 /* Bank 6 Transition Time from Read to Write = 1 cycle */ -#define B6TT_2 0x00000008 /* Bank 6 Transition Time from Read to Write = 2 cycles */ -#define B6TT_3 0x0000000C /* Bank 6 Transition Time from Read to Write = 3 cycles */ -#define B6TT_4 0x00000000 /* Bank 6 Transition Time from Read to Write = 4 cycles */ -#define B6ST_1 0x00000010 /* Bank 6 Setup Time from AOE asserted to Read or Write asserted = 1 cycle */ -#define B6ST_2 0x00000020 /* Bank 6 Setup Time from AOE asserted to Read or Write asserted = 2 cycles */ -#define B6ST_3 0x00000030 /* Bank 6 Setup Time from AOE asserted to Read or Write asserted = 3 cycles */ -#define B6ST_4 0x00000000 /* Bank 6 Setup Time from AOE asserted to Read or Write asserted = 4 cycles */ -#define B6HT_1 0x00000040 /* Bank 6 Hold Time from Read or Write deasserted to AOE deasserted = 1 cycle */ -#define B6HT_2 0x00000080 /* Bank 6 Hold Time from Read or Write deasserted to AOE deasserted = 2 cycles */ -#define B6HT_3 0x000000C0 /* Bank 6 Hold Time from Read or Write deasserted to AOE deasserted = 3 cycles */ -#define B6HT_4 0x00000000 /* Bank 6 Hold Time from Read or Write deasserted to AOE deasserted = 4 cycles */ -#define B6RAT_1 0x00000100 /* Bank 6 Read Access Time = 1 cycle */ -#define B6RAT_2 0x00000200 /* Bank 6 Read Access Time = 2 cycles */ -#define B6RAT_3 0x00000300 /* Bank 6 Read Access Time = 3 cycles */ -#define B6RAT_4 0x00000400 /* Bank 6 Read Access Time = 4 cycles */ -#define B6RAT_5 0x00000500 /* Bank 6 Read Access Time = 5 cycles */ -#define B6RAT_6 0x00000600 /* Bank 6 Read Access Time = 6 cycles */ -#define B6RAT_7 0x00000700 /* Bank 6 Read Access Time = 7 cycles */ -#define B6RAT_8 0x00000800 /* Bank 6 Read Access Time = 8 cycles */ -#define B6RAT_9 0x00000900 /* Bank 6 Read Access Time = 9 cycles */ -#define B6RAT_10 0x00000A00 /* Bank 6 Read Access Time = 10 cycles */ -#define B6RAT_11 0x00000B00 /* Bank 6 Read Access Time = 11 cycles */ -#define B6RAT_12 0x00000C00 /* Bank 6 Read Access Time = 12 cycles */ -#define B6RAT_13 0x00000D00 /* Bank 6 Read Access Time = 13 cycles */ -#define B6RAT_14 0x00000E00 /* Bank 6 Read Access Time = 14 cycles */ -#define B6RAT_15 0x00000F00 /* Bank 6 Read Access Time = 15 cycles */ -#define B6WAT_1 0x00001000 /* Bank 6 Write Access Time = 1 cycle */ -#define B6WAT_2 0x00002000 /* Bank 6 Write Access Time = 2 cycles */ -#define B6WAT_3 0x00003000 /* Bank 6 Write Access Time = 3 cycles */ -#define B6WAT_4 0x00004000 /* Bank 6 Write Access Time = 4 cycles */ -#define B6WAT_5 0x00005000 /* Bank 6 Write Access Time = 5 cycles */ -#define B6WAT_6 0x00006000 /* Bank 6 Write Access Time = 6 cycles */ -#define B6WAT_7 0x00007000 /* Bank 6 Write Access Time = 7 cycles */ -#define B6WAT_8 0x00008000 /* Bank 6 Write Access Time = 8 cycles */ -#define B6WAT_9 0x00009000 /* Bank 6 Write Access Time = 9 cycles */ -#define B6WAT_10 0x0000A000 /* Bank 6 Write Access Time = 10 cycles */ -#define B6WAT_11 0x0000B000 /* Bank 6 Write Access Time = 11 cycles */ -#define B6WAT_12 0x0000C000 /* Bank 6 Write Access Time = 12 cycles */ -#define B6WAT_13 0x0000D000 /* Bank 6 Write Access Time = 13 cycles */ -#define B6WAT_14 0x0000E000 /* Bank 6 Write Access Time = 14 cycles */ -#define B6WAT_15 0x0000F000 /* Bank 6 Write Access Time = 15 cycles */ -#define B7RDYEN 0x00000001 /* Bank 7 RDY enable, 0=disable, 1=enable */ -#define B7RDYPOL 0x00000002 /* Bank 7 RDY Active high, 0=active low, 1=active high */ -#define B7TT_1 0x00000004 /* Bank 7 Transition Time from Read to Write = 1 cycle */ -#define B7TT_2 0x00000008 /* Bank 7 Transition Time from Read to Write = 2 cycles */ -#define B7TT_3 0x0000000C /* Bank 7 Transition Time from Read to Write = 3 cycles */ -#define B7TT_4 0x00000000 /* Bank 7 Transition Time from Read to Write = 4 cycles */ -#define B7ST_1 0x00000010 /* Bank 7 Setup Time from AOE asserted to Read or Write asserted = 1 cycle */ -#define B7ST_2 0x00000020 /* Bank 7 Setup Time from AOE asserted to Read or Write asserted = 2 cycles */ -#define B7ST_3 0x00000030 /* Bank 7 Setup Time from AOE asserted to Read or Write asserted = 3 cycles */ -#define B7ST_4 0x00000000 /* Bank 7 Setup Time from AOE asserted to Read or Write asserted = 4 cycles */ -#define B7HT_1 0x00000040 /* Bank 7 Hold Time from Read or Write deasserted to AOE deasserted = 1 cycle */ -#define B7HT_2 0x00000080 /* Bank 7 Hold Time from Read or Write deasserted to AOE deasserted = 2 cycles */ -#define B7HT_3 0x000000C0 /* Bank 7 Hold Time from Read or Write deasserted to AOE deasserted = 3 cycles */ -#define B7HT_4 0x00000000 /* Bank 7 Hold Time from Read or Write deasserted to AOE deasserted = 4 cycles */ -#define B7RAT_1 0x00000100 /* Bank 7 Read Access Time = 1 cycle */ -#define B7RAT_2 0x00000200 /* Bank 7 Read Access Time = 2 cycles */ -#define B7RAT_3 0x00000300 /* Bank 7 Read Access Time = 3 cycles */ -#define B7RAT_4 0x00000400 /* Bank 7 Read Access Time = 4 cycles */ -#define B7RAT_5 0x00000500 /* Bank 7 Read Access Time = 5 cycles */ -#define B7RAT_6 0x00000600 /* Bank 7 Read Access Time = 6 cycles */ -#define B7RAT_7 0x00000700 /* Bank 7 Read Access Time = 7 cycles */ -#define B7RAT_8 0x00000800 /* Bank 7 Read Access Time = 8 cycles */ -#define B7RAT_9 0x00000900 /* Bank 7 Read Access Time = 9 cycles */ -#define B7RAT_10 0x00000A00 /* Bank 7 Read Access Time = 10 cycles */ -#define B7RAT_11 0x00000B00 /* Bank 7 Read Access Time = 11 cycles */ -#define B7RAT_12 0x00000C00 /* Bank 7 Read Access Time = 12 cycles */ -#define B7RAT_13 0x00000D00 /* Bank 7 Read Access Time = 13 cycles */ -#define B7RAT_14 0x00000E00 /* Bank 7 Read Access Time = 14 cycles */ -#define B7RAT_15 0x00000F00 /* Bank 7 Read Access Time = 15 cycles */ -#define B7WAT_1 0x00001000 /* Bank 7 Write Access Time = 1 cycle */ -#define B7WAT_2 0x00002000 /* Bank 7 Write Access Time = 2 cycles */ -#define B7WAT_3 0x00003000 /* Bank 7 Write Access Time = 3 cycles */ -#define B7WAT_4 0x00004000 /* Bank 7 Write Access Time = 4 cycles */ -#define B7WAT_5 0x00005000 /* Bank 7 Write Access Time = 5 cycles */ -#define B7WAT_6 0x00006000 /* Bank 7 Write Access Time = 6 cycles */ -#define B7WAT_7 0x00007000 /* Bank 7 Write Access Time = 7 cycles */ -#define B7WAT_8 0x00008000 /* Bank 7 Write Access Time = 8 cycles */ -#define B7WAT_9 0x00009000 /* Bank 7 Write Access Time = 9 cycles */ -#define B7WAT_10 0x0000A000 /* Bank 7 Write Access Time = 10 cycles */ -#define B7WAT_11 0x0000B000 /* Bank 7 Write Access Time = 11 cycles */ -#define B7WAT_12 0x0000C000 /* Bank 7 Write Access Time = 12 cycles */ -#define B7WAT_13 0x0000D000 /* Bank 7 Write Access Time = 13 cycles */ -#define B7WAT_14 0x0000E000 /* Bank 7 Write Access Time = 14 cycles */ -#define B7WAT_15 0x0000F000 /* Bank 7 Write Access Time = 15 cycles */ - -#ifdef _MISRA_RULES -#pragma diag(pop) -#endif /* _MISRA_RULES */ - -#endif /* __DEF_BF535_H */ |