Welcome to mirror list, hosted at ThFree Co, Russian Federation.

cygwin.com/git/newlib-cygwin.git - Unnamed repository; edit this file 'description' to name the repository.
summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorKeith Packard via Newlib <newlib@sourceware.org>2020-09-03 23:54:32 +0300
committerCorinna Vinschen <corinna@vinschen.de>2020-09-04 16:11:31 +0300
commit373f628d043cbfb138c0f53c73cafb831bac621c (patch)
treeaf5ebbde34f72fe4e165f5f27263bfa1d9bc20e8 /newlib/libm/machine/riscv/Makefile.am
parentcae21d17ade360b9eb490f2f637bf8a583380364 (diff)
libm/riscv: Fix machine-specific sqrt build process
Like ARM, some RISC-V implementations have hardware sqrt. Support for that can be detected at compile time, which the code did. However, the filenames were incorrect so that both the risc-v specific and general code were getting included in the resulting library. Fix this by following the ARM model and #include'ing the general code when the architecture-specific support is not available. Signed-off-by: Keith Packard <keithp@keithp.com>
Diffstat (limited to 'newlib/libm/machine/riscv/Makefile.am')
-rw-r--r--newlib/libm/machine/riscv/Makefile.am2
1 files changed, 1 insertions, 1 deletions
diff --git a/newlib/libm/machine/riscv/Makefile.am b/newlib/libm/machine/riscv/Makefile.am
index a7783797a..870f2a7b6 100644
--- a/newlib/libm/machine/riscv/Makefile.am
+++ b/newlib/libm/machine/riscv/Makefile.am
@@ -7,7 +7,7 @@ LIB_SOURCES = \
feclearexcept.c fe_dfl_env.c fegetenv.c fegetexceptflag.c \
fegetround.c feholdexcept.c feraiseexcept.c fesetenv.c \
fesetexceptflag.c fesetround.c fetestexcept.c feupdateenv.c \
- s_fma.c s_sqrt.c sf_fma.c sf_sqrt.c
+ s_fma.c e_sqrt.c sf_fma.c ef_sqrt.c
noinst_LIBRARIES = lib.a
lib_a_SOURCES = $(LIB_SOURCES)