1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
|
/* Adapteva epiphany-core implementation of stdio support functions ()
Copyright (c) 2011, 2012 Adapteva, Inc.
All rights reserved.
Redistribution and use in source and binary forms, with or without
modification, are permitted provided that the following conditions are met:
* Redistributions of source code must retain the above copyright notice,
this list of conditions and the following disclaimer.
* Redistributions in binary form must reproduce the above copyright
notice, this list of conditions and the following disclaimer in the
documentation and/or other materials provided with the distribution.
* Neither the name of Adapteva nor the names of its contributors may be
used to endorse or promote products derived from this software without
specific prior written permission.
THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
POSSIBILITY OF SUCH DAMAGE. */
#include <errno.h>
/* simple include interface to EPIPHANY trap instruction. */
/*
* The simulator uses a trap instruction to escape to the simulator to do file i/o
*/
/* trapcode r0 r1 r2 */
#define TRAP_write 0 /* channel addr len */
#define TRAP_read 1 /* channel addr len */
#define TRAP_open 2 /* filepath mode */
#define TRAP_exit 3 /* status */
#define TRAP_pass 4 /* - */
#define TRAP_fail 5 /* - */
#define TRAP_close 6 /* channel */
#define TRAP_other 7 /* subcode r1 r2 */
#include "epiphany-syscalls.h"
/* prototypical inline asm */
int __attribute__ ((section ("libgloss_epiphany"))) asm_write (int CHAN, void* ADDR, int LEN)
{
register int chan asm("r0") = CHAN;
register void* addr asm("r1") = ADDR;
register int len asm("r2") = LEN;
register int result asm("r0");
register int error asm("r3");
asm ("trap 0" : "=r" (result), "=r" (error) :
"r" (chan), "r" (addr), "r" (len));
if (error)
errno = error;
return result;
}
int __attribute__ ((section ("libgloss_epiphany"))) asm_read(int CHAN, void *ADDR, int LEN)
{
register int chan asm("r0") = CHAN;
register void* addr asm("r1") = ADDR;
register int len asm("r2") = LEN;
register int result asm("r0");
register int error asm("r3");
asm ("trap 1" : "=r" (result), "=r" (error) :
"r" (chan), "r" (addr), "r" (len));
if (error)
errno = error;
return result;
}
int __attribute__ ((section ("libgloss_epiphany")))
asm_open(const char* FILE, int FLAGS, int MODE)
{
register const char* file asm("r0") = FILE;
register int flags asm("r1") = FLAGS;
register int result asm("r0");
register int error asm("r3");
asm ("trap 2" : "=r" (result), "=r" (error) : "r" (file), "r" (flags));
if (error)
errno = error;
return result;
}
void __attribute__ ((section ("libgloss_epiphany"))) asm_exit(int STATUS)
{
register int status asm("r0") = STATUS;
asm("trap 3" :: "r" (status));
}
int __attribute__ ((section ("libgloss_epiphany"))) asm_close(int CHAN)
{
register int chan asm("r0") = CHAN;
register int result asm("r0");
register int error asm("r3");
asm ("trap 6" : "=r" (result), "=r" (error) : "r" (chan));
if (error)
errno = error;
return result;
}
int __attribute__ ((section ("libgloss_epiphany"))) asm_syscall(void *P1,void *P2, void *P3, int SUBFUN)
{
register void* p1 asm("r0") = (void*)P1;
register void* p2 asm("r1") = (void*)P2;
register void* p3 asm("r2") = (void*)P3;
register int result asm("r0");
register int subfun asm("r3") = SUBFUN;
register int error asm("r3");
asm ("trap 7" : "=r" (result), "=r" (error) :
"r" (p1), "r" (p2), "r" (p3), "r" (subfun));
if (error)
errno = error;
return result;
}
/*
* Signal functions implementation
*
*/
#include "epiphany-config.h"
#define HW_RESET 0
#define SW_EXCEPTION_IVT_N 1
#define PAGE_MISS_IVT_N 2
#define TIMER0_IVT_N 3
#define TIMER1_IVT_N 4
#define MESSAGE_IVT_N 5
#define DMA0_IVT_N 6
#define DMA1_IVT_N 7
#define WAND_IVT_N 8
#define USR_SOFT_IVT_N 9
typedef void (*sighandler_t)(int);
extern sighandler_t ISR_VECTOR[];
extern void DEFAULT_ISR_CALLBACK();
sighandler_t __attribute__ ((section ("libgloss_epiphany"))) signal(int signum, sighandler_t handler) {
switch( signum )
{
case SIG_DFL /* see signal.h */:
//the default is ignore
break;
case SIG_IGN /* see signal.h */ :
DEFAULT_ISR_CALLBACK();
break;
case SIG_ERR :
asm("trap 5");
break;
case SIG_RESET:
ISR_VECTOR[HW_RESET] = handler;
break;
case SIG_SW_EXCEPTION:
ISR_VECTOR[SW_EXCEPTION_IVT_N] = handler;
break;
case SIG_PAGE_MISS:
ISR_VECTOR[PAGE_MISS_IVT_N] = handler;
break;
case SIG_TIMER0:
ISR_VECTOR[TIMER0_IVT_N] = handler;
break;
case SIG_TIMER1:
ISR_VECTOR[TIMER1_IVT_N] = handler;
break;
case SIG_MESSAGE:
ISR_VECTOR[MESSAGE_IVT_N] = handler;
break;
case SIG_DMA0:
ISR_VECTOR[DMA0_IVT_N] = handler;
break;
case SIG_DMA1:
ISR_VECTOR[DMA1_IVT_N] = handler;
break;
case SIG_WAND:
ISR_VECTOR[WAND_IVT_N] = handler;
break;
case SIG_USR1:
ISR_VECTOR[USR_SOFT_IVT_N] = handler;
break;
default:
//do nothing
return 0;
}
return 0;
}
//int e_raise(int signum) __attribute__ ((optimize("O0")));
int __attribute__ ((section ("libgloss_epiphany"))) e_raise(int signum) {
//register int imask asm("r4") = 0 ;
volatile register int ilatst /*asm("r5") */= signum;
switch( signum )
{
case SIG_DFL /* see signal.h */:
//the default is ignore
return 0;
case SIG_IGN /* see signal.h */ :
//do nothing
return 0;
case SIG_ERR :
return 0;
case SIG_RESET:
//imask = 1 << HW_RESET;
ilatst = 1 << HW_RESET;
break;
case SIG_SW_EXCEPTION:
//imask = 1 << SW_EXCEPTION_IVT_N;
ilatst = 1 << SW_EXCEPTION_IVT_N;
break;
case SIG_PAGE_MISS:
//imask = 1 << PAGE_MISS_IVT_N;
ilatst = 1 << PAGE_MISS_IVT_N;
break;
case SIG_TIMER0:
//imask = 1 << TIMER0_IVT_N;
ilatst = 1 << TIMER0_IVT_N;
break;
case SIG_TIMER1:
//imask = 1 << TIMER1_IVT_N;
ilatst = 1 << TIMER1_IVT_N;
break;
case SIG_MESSAGE:
//imask = 1 << MESSAGE_IVT_N;
ilatst = 1 << MESSAGE_IVT_N;
break;
case SIG_DMA0:
//imask = 1 << DMA0_IVT_N;
ilatst = 1 << DMA0_IVT_N;
break;
case SIG_DMA1:
//imask = 1 << DMA1_IVT_N;
ilatst = 1 << DMA1_IVT_N;
break;
case SIG_WAND:
__asm__ __volatile__ ("wand");
//ilatst = 1 << WAND_IVT_N;
//break;
return;
case SIG_USR1:
ilatst = 1 << USR_SOFT_IVT_N;
break;
default:
//do nothing
return 0;
}
//asm("movts imask, r4;");
//asm("movts ilatst, r5;");
__asm__ __volatile__ ("movts ilatst, %0" : "=r" (ilatst) : "r" (ilatst));
return 0;
}
|
