1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
|
module Mapper225
(
output led,
input m2,
input romsel,
input cpu_rw_in,
output reg [18:12] cpu_addr_out,
input [14:0] cpu_addr_in,
input [7:0] cpu_data_in,
output cpu_wr_out,
output cpu_rd_out,
output cpu_flash_ce,
output cpu_sram_ce,
input ppu_rd_in,
input ppu_wr_in,
input [13:10] ppu_addr_in,
output [18:10] ppu_addr_out,
output ppu_rd_out,
output ppu_wr_out,
output ppu_flash_ce,
output ppu_sram_ce,
output ppu_ciram_a10,
output ppu_ciram_ce,
output irq
);
reg [5:0] chr_bank;
reg prg_mode;
reg [5:0] prg_bank;
reg mirroring;
assign led = ~romsel;
assign cpu_wr_out = 1;
assign cpu_rd_out = ~cpu_rw_in;
assign cpu_flash_ce = romsel;
assign cpu_sram_ce = ~(cpu_addr_in[14] && cpu_addr_in[13] && m2 && romsel);
assign ppu_addr_out[18:10] = {chr_bank, ppu_addr_in[12:10]};
assign ppu_rd_out = ppu_rd_in;
assign ppu_wr_out = ppu_wr_in;
assign ppu_flash_ce = ppu_addr_in[13];
assign ppu_sram_ce = 1;
assign ppu_ciram_a10 = !mirroring ? ppu_addr_in[10] : ppu_addr_in[11];
assign ppu_ciram_ce = ~ppu_addr_in[13];
assign irq = 1'bz;
// uselsess
initial
begin
chr_bank <= 0;
prg_mode <= 0;
prg_bank <= 0;
mirroring <= 0;
end
always @ (posedge romsel)
begin
if (cpu_rw_in == 0)
begin
chr_bank <= cpu_addr_in[5:0];
prg_bank <= cpu_addr_in[11:6];
prg_mode <= cpu_addr_in[12];
mirroring <= cpu_addr_in[13];
end
/*
if (cpu_addr_in[14:1] == 14'b11111111111110 && cpu_rw_in == 1) // reset vector
begin
chr_bank <= 0;
prg_mode <= 0;
prg_bank <= 0;
mirroring <= 0;
end
*/
end
always @ (*)
begin
/*
if (cpu_addr_in[14:1] == 14'b11111111111110 && cpu_rw_in == 1 && romsel == 0)
cpu_addr_out[18:12] = cpu_addr_in[14:12];
else begin
*/
if (cpu_addr_in[14] == 0 || prg_mode)
cpu_addr_out[18:14] = prg_bank;
else
cpu_addr_out[18:14] = prg_bank+1;
cpu_addr_out[13:12] = cpu_addr_in[13:12];
//end
end
endmodule
|
