1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
|
/**
******************************************************************************
* @file stm32wb5mm_dk_bus.h
* @author MCD Application Team
* @brief This file contains definitions for STM32WB5MM-DK bus.
******************************************************************************
* @attention
*
* <h2><center>© Copyright (c) 2019 STMicroelectronics.
* All rights reserved.</center></h2>
*
* This software component is licensed by ST under BSD 3-Clause license,
* the "License"; You may not use this file except in compliance with the
* License. You may obtain a copy of the License at:
* opensource.org/licenses/BSD-3-Clause
*
******************************************************************************
*/
/* Define to prevent recursive inclusion -------------------------------------*/
#ifndef STM32WB5MM_DK_BUS_H
#define STM32WB5MM_DK_BUS_H
#ifdef __cplusplus
extern "C" {
#endif
/* Includes ------------------------------------------------------------------*/
#include "stm32wb5mm_dk_conf.h"
#include "stm32wb5mm_dk_errno.h"
/** @addtogroup BSP
* @{
*/
/** @addtogroup STM32WB5MM_DK
* @{
*/
/** @addtogroup STM32WB5MM_DK_BUS
* @{
*/
/** @defgroup STM32WB5MM_DK_BUS_Exported_Types STM32WB5MM-DK BUS Exported Types
* @{
*/
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
typedef struct
{
pI2C_CallbackTypeDef pMspI2cInitCb;
pI2C_CallbackTypeDef pMspI2cDeInitCb;
} BSP_I2C_Cb_t;
#endif /* (USE_HAL_I2C_REGISTER_CALLBACKS == 1) */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1)
typedef struct
{
pSPI_CallbackTypeDef pMspSpiInitCb;
pSPI_CallbackTypeDef pMspSpiDeInitCb;
}BSP_SPI1_Cb_t;
#endif /* (USE_HAL_SPI_REGISTER_CALLBACKS == 1) */
/**
* @}
*/
/** @defgroup STM32WB5MM_DK_BUS_Exported_Constants STM32WB5MM-DK BUS Exported Constants
* @{
*/
#define BUS_I2C3 I2C3
#define BUS_I2C3_CLK_ENABLE() __HAL_RCC_I2C3_CLK_ENABLE()
#define BUS_I2C3_CLK_DISABLE() __HAL_RCC_I2C3_CLK_DISABLE()
#define BUS_I2C3_FORCE_RESET() __HAL_RCC_I2C3_FORCE_RESET()
#define BUS_I2C3_RELEASE_RESET() __HAL_RCC_I2C3_RELEASE_RESET()
#define BUS_I2C3_SCL_GPIO_CLK_ENABLE() __HAL_RCC_GPIOB_CLK_ENABLE()
#define BUS_I2C3_SCL_GPIO_PIN GPIO_PIN_13
#define BUS_I2C3_SCL_GPIO_PORT GPIOB
#define BUS_I2C3_SCL_GPIO_AF GPIO_AF4_I2C3
#define BUS_I2C3_SDA_GPIO_CLK_ENABLE() __HAL_RCC_GPIOB_CLK_ENABLE()
#define BUS_I2C3_SDA_GPIO_PIN GPIO_PIN_11
#define BUS_I2C3_SDA_GPIO_PORT GPIOB
#define BUS_I2C3_SDA_GPIO_AF GPIO_AF4_I2C3
#define BUS_I2C3_TIMEOUT 10000U
#if defined(HAL_SPI_MODULE_ENABLED)
/*##################### SPI1 ###################################*/
#define BUS_SPI1_INSTANCE SPI1
#define BUS_SPI1_CLOCK_ENABLE() __HAL_RCC_SPI1_CLK_ENABLE()
#define BUS_SPI1_CLOCK_DISABLE() __HAL_RCC_SPI1_CLK_DISABLE()
#define BUS_SPI1_GPIO_PORT GPIOB /* GPIOB */
#define BUS_SPI1_GPIO_PORTA GPIOA
#define BUS_SPI1_AF GPIO_AF5_SPI1
#define BUS_SPI1_GPIO_CLK_ENABLE() __HAL_RCC_GPIOB_CLK_ENABLE()
#define BUS_SPI1_GPIO_CLK_DISABLE() __HAL_RCC_GPIOB_CLK_DISABLE()
#define BUS_SPI1_GPIO_CLKA_ENABLE() __HAL_RCC_GPIOA_CLK_ENABLE()
#define BUS_SPI1_GPIO_CLKA_DISABLE() __HAL_RCC_GPIOA_CLK_DISABLE()
#define BUS_SPI1_GPIO_FORCE_RESET() __HAL_RCC_SPI1_FORCE_RESET()
#define BUS_SPI1_GPIO_RELEASE_RESET() __HAL_RCC_SPI1_RELEASE_RESET()
#define BUS_SPI1_SCK_PIN GPIO_PIN_1 /* PA.01*/
#define BUS_SPI1_MOSI_PIN GPIO_PIN_7 /* PA.07 */
#define BUS_SPI1_TIMEOUT ((uint32_t)0x1000)
#ifndef BUS_SPI1_BAUDRATE
#define BUS_SPI1_BAUDRATE 12500000 /* baud rate of SPIn = 12.5 Mbps*/
#endif
#endif /* HAL_SPI_MODULE_ENABLED */
/**
* @}
*/
/** @addtogroup STM32WB5MM_DK_BUS_Exported_Variables
* @{
*/
extern I2C_HandleTypeDef hbus_i2c3;
extern SPI_HandleTypeDef hbus_spi1;
/**
* @}
*/
/** @addtogroup STM32WB5MM_DK_BUS_Exported_Functions
* @{
*/
int32_t BSP_I2C3_Init(void);
int32_t BSP_I2C3_DeInit(void);
int32_t BSP_I2C3_WriteReg(uint16_t DevAddr, uint16_t Reg, uint8_t *pData, uint16_t Length);
int32_t BSP_I2C3_ReadReg(uint16_t DevAddr, uint16_t Reg, uint8_t *pData, uint16_t Length);
int32_t BSP_I2C3_WriteReg16(uint16_t DevAddr, uint16_t Reg, uint8_t *pData, uint16_t Length);
int32_t BSP_I2C3_ReadReg16(uint16_t DevAddr, uint16_t Reg, uint8_t *pData, uint16_t Length);
int32_t BSP_I2C3_IsReady(uint16_t DevAddr, uint32_t Trials);
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
int32_t BSP_I2C3_RegisterDefaultMspCallbacks(void);
int32_t BSP_I2C3_RegisterMspCallbacks(BSP_I2C_Cb_t *Callbacks);
#endif /* (USE_HAL_I2C_REGISTER_CALLBACKS == 1) */
HAL_StatusTypeDef MX_I2C3_Init(I2C_HandleTypeDef *hI2c, uint32_t timing);
int32_t BSP_SPI1_Init(void);
int32_t BSP_SPI1_DeInit(void);
int32_t BSP_SPI1_Send(uint8_t *pData, uint16_t Length);
int32_t BSP_SPI1_Recv(uint8_t *pData, uint16_t Length);
int32_t BSP_SPI1_SendRecv(uint8_t *pTxData, uint8_t *pRxData, uint16_t Length);
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1)
int32_t BSP_SPI1_RegisterDefaultMspCallbacks (void);
int32_t BSP_SPI1_RegisterMspCallbacks (BSP_SPI1_Cb_t *Callbacks);
#endif /* (USE_HAL_SPI_REGISTER_CALLBACKS == 1) */
HAL_StatusTypeDef MX_SPI1_Init(SPI_HandleTypeDef* phspi, uint32_t BaudratePrescaler);
int32_t BSP_GetTick(void);
/**
* @}
*/
/**
* @}
*/
/**
* @}
*/
/**
* @}
*/
#ifdef __cplusplus
}
#endif
#endif /* STM32WB5MM_DK_BUS_H */
/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
|
