1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
|
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>GICDistributor_Type Struct Reference</title>
<title>CMSIS-Core (Cortex-A): GICDistributor_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="cmsis.css" rel="stylesheet" type="text/css" />
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="printComponentTabs.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
$(document).ready(initResizable);
$(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
$(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
<tbody>
<tr style="height: 46px;">
<td id="projectlogo"><img alt="Logo" src="CMSIS_Logo_Final.png"/></td>
<td style="padding-left: 0.5em;">
<div id="projectname">CMSIS-Core (Cortex-A)
 <span id="projectnumber">Version 1.1.2</span>
</div>
<div id="projectbrief">CMSIS-Core support for Cortex-A processor-based devices</div>
</td>
</tr>
</tbody>
</table>
</div>
<!-- end header part -->
<div id="CMSISnav" class="tabs1">
<ul class="tablist">
<script type="text/javascript">
<!--
writeComponentTabs.call(this);
//-->
</script>
</ul>
</div>
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<div id="navrow1" class="tabs">
<ul class="tablist">
<li><a href="index.html"><span>Main Page</span></a></li>
<li><a href="pages.html"><span>Usage and Description</span></a></li>
<li><a href="modules.html"><span>Reference</span></a></li>
<li>
<div id="MSearchBox" class="MSearchBoxInactive">
<span class="left">
<img id="MSearchSelect" src="search/mag_sel.png"
onmouseover="return searchBox.OnSearchSelectShow()"
onmouseout="return searchBox.OnSearchSelectHide()"
alt=""/>
<input type="text" id="MSearchField" value="Search" accesskey="S"
onfocus="searchBox.OnSearchFieldFocus(true)"
onblur="searchBox.OnSearchFieldFocus(false)"
onkeyup="searchBox.OnSearchFieldChange(event)"/>
</span><span class="right">
<a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
</span>
</div>
</li>
</ul>
</div>
<div id="navrow2" class="tabs2">
<ul class="tablist">
<li><a href="annotated.html"><span>Data Structures</span></a></li>
<li><a href="functions.html"><span>Data Fields</span></a></li>
</ul>
</div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
<div id="nav-tree">
<div id="nav-tree-contents">
<div id="nav-sync" class="sync"></div>
</div>
</div>
<div id="splitbar" style="-moz-user-select:none;"
class="ui-resizable-handle">
</div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('structGICDistributor__Type.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
onmouseover="return searchBox.OnSearchSelectShow()"
onmouseout="return searchBox.OnSearchSelectHide()"
onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark"> </span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark"> </span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark"> </span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark"> </span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark"> </span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark"> </span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark"> </span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark"> </span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark"> </span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark"> </span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark"> </span>Pages</a></div>
<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0"
name="MSearchResults" id="MSearchResults">
</iframe>
</div>
<div class="header">
<div class="summary">
<a href="#pub-attribs">Data Fields</a> </div>
<div class="headertitle">
<div class="title">GICDistributor_Type Struct Reference<div class="ingroups"><a class="el" href="group__GIC__functions.html">Generic Interrupt Controller Functions</a></div></div> </div>
</div><!--header-->
<div class="contents">
<p>Structure type to access the Generic Interrupt Controller Distributor (GICD)
</p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a6ca67d9838ab3425864207c3a0399bd7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t </td><td class="memItemRight" valign="bottom"><a class="el" href="structGICDistributor__Type.html#a6ca67d9838ab3425864207c3a0399bd7">CTLR</a></td></tr>
<tr class="memdesc:a6ca67d9838ab3425864207c3a0399bd7"><td class="mdescLeft"> </td><td class="mdescRight">Offset: 0x000 (R/W) Distributor Control Register. <a href="#a6ca67d9838ab3425864207c3a0399bd7">More...</a><br/></td></tr>
<tr class="separator:a6ca67d9838ab3425864207c3a0399bd7"><td class="memSeparator" colspan="2"> </td></tr>
<tr class="memitem:a405823d97dc90dd9d397a3980e2cd207"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__ca_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t </td><td class="memItemRight" valign="bottom"><a class="el" href="structGICDistributor__Type.html#a405823d97dc90dd9d397a3980e2cd207">TYPER</a></td></tr>
<tr class="memdesc:a405823d97dc90dd9d397a3980e2cd207"><td class="mdescLeft"> </td><td class="mdescRight">Offset: 0x004 (R/ ) Interrupt Controller Type Register. <a href="#a405823d97dc90dd9d397a3980e2cd207">More...</a><br/></td></tr>
<tr class="separator:a405823d97dc90dd9d397a3980e2cd207"><td class="memSeparator" colspan="2"> </td></tr>
<tr class="memitem:acebf65dae4cb82cd3c7deeefca9c9722"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__ca_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t </td><td class="memItemRight" valign="bottom"><a class="el" href="structGICDistributor__Type.html#acebf65dae4cb82cd3c7deeefca9c9722">IIDR</a></td></tr>
<tr class="memdesc:acebf65dae4cb82cd3c7deeefca9c9722"><td class="mdescLeft"> </td><td class="mdescRight">Offset: 0x008 (R/ ) Distributor Implementer Identification Register. <a href="#acebf65dae4cb82cd3c7deeefca9c9722">More...</a><br/></td></tr>
<tr class="separator:acebf65dae4cb82cd3c7deeefca9c9722"><td class="memSeparator" colspan="2"> </td></tr>
<tr class="memitem:ae24f260e27065660a2059803293084f2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t </td><td class="memItemRight" valign="bottom"><a class="el" href="structGICDistributor__Type.html#ae24f260e27065660a2059803293084f2">STATUSR</a></td></tr>
<tr class="memdesc:ae24f260e27065660a2059803293084f2"><td class="mdescLeft"> </td><td class="mdescRight">Offset: 0x010 (R/W) Error Reporting Status Register, optional. <a href="#ae24f260e27065660a2059803293084f2">More...</a><br/></td></tr>
<tr class="separator:ae24f260e27065660a2059803293084f2"><td class="memSeparator" colspan="2"> </td></tr>
<tr class="memitem:afbdd372578e2cd6f998320282cc8ed25"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__ca_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t </td><td class="memItemRight" valign="bottom"><a class="el" href="structGICDistributor__Type.html#afbdd372578e2cd6f998320282cc8ed25">SETSPI_NSR</a></td></tr>
<tr class="memdesc:afbdd372578e2cd6f998320282cc8ed25"><td class="mdescLeft"> </td><td class="mdescRight">Offset: 0x040 ( /W) Set SPI Register. <a href="#afbdd372578e2cd6f998320282cc8ed25">More...</a><br/></td></tr>
<tr class="separator:afbdd372578e2cd6f998320282cc8ed25"><td class="memSeparator" colspan="2"> </td></tr>
<tr class="memitem:a2f584d3fbeaa355faf234f2ee57d1168"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__ca_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t </td><td class="memItemRight" valign="bottom"><a class="el" href="structGICDistributor__Type.html#a2f584d3fbeaa355faf234f2ee57d1168">CLRSPI_NSR</a></td></tr>
<tr class="memdesc:a2f584d3fbeaa355faf234f2ee57d1168"><td class="mdescLeft"> </td><td class="mdescRight">Offset: 0x048 ( /W) Clear SPI Register. <a href="#a2f584d3fbeaa355faf234f2ee57d1168">More...</a><br/></td></tr>
<tr class="separator:a2f584d3fbeaa355faf234f2ee57d1168"><td class="memSeparator" colspan="2"> </td></tr>
<tr class="memitem:ad55a8644bc95caf8bf53e1407ec9ed0c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__ca_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t </td><td class="memItemRight" valign="bottom"><a class="el" href="structGICDistributor__Type.html#ad55a8644bc95caf8bf53e1407ec9ed0c">SETSPI_SR</a></td></tr>
<tr class="memdesc:ad55a8644bc95caf8bf53e1407ec9ed0c"><td class="mdescLeft"> </td><td class="mdescRight">Offset: 0x050 ( /W) Set SPI, Secure Register. <a href="#ad55a8644bc95caf8bf53e1407ec9ed0c">More...</a><br/></td></tr>
<tr class="separator:ad55a8644bc95caf8bf53e1407ec9ed0c"><td class="memSeparator" colspan="2"> </td></tr>
<tr class="memitem:ab487e4a8684b8a77357c6c20cf71dead"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__ca_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t </td><td class="memItemRight" valign="bottom"><a class="el" href="structGICDistributor__Type.html#ab487e4a8684b8a77357c6c20cf71dead">CLRSPI_SR</a></td></tr>
<tr class="memdesc:ab487e4a8684b8a77357c6c20cf71dead"><td class="mdescLeft"> </td><td class="mdescRight">Offset: 0x058 ( /W) Clear SPI, Secure Register. <a href="#ab487e4a8684b8a77357c6c20cf71dead">More...</a><br/></td></tr>
<tr class="separator:ab487e4a8684b8a77357c6c20cf71dead"><td class="memSeparator" colspan="2"> </td></tr>
<tr class="memitem:a6a9effdd633c6e75651d9f53caace306"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t </td><td class="memItemRight" valign="bottom"><a class="el" href="structGICDistributor__Type.html#a6a9effdd633c6e75651d9f53caace306">IGROUPR</a> [32]</td></tr>
<tr class="memdesc:a6a9effdd633c6e75651d9f53caace306"><td class="mdescLeft"> </td><td class="mdescRight">Offset: 0x080 (R/W) Interrupt Group Registers. <a href="#a6a9effdd633c6e75651d9f53caace306">More...</a><br/></td></tr>
<tr class="separator:a6a9effdd633c6e75651d9f53caace306"><td class="memSeparator" colspan="2"> </td></tr>
<tr class="memitem:a1da3a2066b64644a0bb8a3066075ba87"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t </td><td class="memItemRight" valign="bottom"><a class="el" href="structGICDistributor__Type.html#a1da3a2066b64644a0bb8a3066075ba87">ISENABLER</a> [32]</td></tr>
<tr class="memdesc:a1da3a2066b64644a0bb8a3066075ba87"><td class="mdescLeft"> </td><td class="mdescRight">Offset: 0x100 (R/W) Interrupt Set-Enable Registers. <a href="#a1da3a2066b64644a0bb8a3066075ba87">More...</a><br/></td></tr>
<tr class="separator:a1da3a2066b64644a0bb8a3066075ba87"><td class="memSeparator" colspan="2"> </td></tr>
<tr class="memitem:a390fa9f2f460951b2c6094932d890807"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t </td><td class="memItemRight" valign="bottom"><a class="el" href="structGICDistributor__Type.html#a390fa9f2f460951b2c6094932d890807">ICENABLER</a> [32]</td></tr>
<tr class="memdesc:a390fa9f2f460951b2c6094932d890807"><td class="mdescLeft"> </td><td class="mdescRight">Offset: 0x180 (R/W) Interrupt Clear-Enable Registers. <a href="#a390fa9f2f460951b2c6094932d890807">More...</a><br/></td></tr>
<tr class="separator:a390fa9f2f460951b2c6094932d890807"><td class="memSeparator" colspan="2"> </td></tr>
<tr class="memitem:a1c15cd75ce30d8946792e2a1a19556a5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t </td><td class="memItemRight" valign="bottom"><a class="el" href="structGICDistributor__Type.html#a1c15cd75ce30d8946792e2a1a19556a5">ISPENDR</a> [32]</td></tr>
<tr class="memdesc:a1c15cd75ce30d8946792e2a1a19556a5"><td class="mdescLeft"> </td><td class="mdescRight">Offset: 0x200 (R/W) Interrupt Set-Pending Registers. <a href="#a1c15cd75ce30d8946792e2a1a19556a5">More...</a><br/></td></tr>
<tr class="separator:a1c15cd75ce30d8946792e2a1a19556a5"><td class="memSeparator" colspan="2"> </td></tr>
<tr class="memitem:a0155cb4637845258e4ee76cd93cca2a6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t </td><td class="memItemRight" valign="bottom"><a class="el" href="structGICDistributor__Type.html#a0155cb4637845258e4ee76cd93cca2a6">ICPENDR</a> [32]</td></tr>
<tr class="memdesc:a0155cb4637845258e4ee76cd93cca2a6"><td class="mdescLeft"> </td><td class="mdescRight">Offset: 0x280 (R/W) Interrupt Clear-Pending Registers. <a href="#a0155cb4637845258e4ee76cd93cca2a6">More...</a><br/></td></tr>
<tr class="separator:a0155cb4637845258e4ee76cd93cca2a6"><td class="memSeparator" colspan="2"> </td></tr>
<tr class="memitem:a5eb8e1ef5a88293e2759c41f6057ccc4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t </td><td class="memItemRight" valign="bottom"><a class="el" href="structGICDistributor__Type.html#a5eb8e1ef5a88293e2759c41f6057ccc4">ISACTIVER</a> [32]</td></tr>
<tr class="memdesc:a5eb8e1ef5a88293e2759c41f6057ccc4"><td class="mdescLeft"> </td><td class="mdescRight">Offset: 0x300 (R/W) Interrupt Set-Active Registers. <a href="#a5eb8e1ef5a88293e2759c41f6057ccc4">More...</a><br/></td></tr>
<tr class="separator:a5eb8e1ef5a88293e2759c41f6057ccc4"><td class="memSeparator" colspan="2"> </td></tr>
<tr class="memitem:ac0fd4c1ad19b5a332e403bb9966ba967"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t </td><td class="memItemRight" valign="bottom"><a class="el" href="structGICDistributor__Type.html#ac0fd4c1ad19b5a332e403bb9966ba967">ICACTIVER</a> [32]</td></tr>
<tr class="memdesc:ac0fd4c1ad19b5a332e403bb9966ba967"><td class="mdescLeft"> </td><td class="mdescRight">Offset: 0x380 (R/W) Interrupt Clear-Active Registers. <a href="#ac0fd4c1ad19b5a332e403bb9966ba967">More...</a><br/></td></tr>
<tr class="separator:ac0fd4c1ad19b5a332e403bb9966ba967"><td class="memSeparator" colspan="2"> </td></tr>
<tr class="memitem:a08fa902293567e85dc6398dab58afaa9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t </td><td class="memItemRight" valign="bottom"><a class="el" href="structGICDistributor__Type.html#a08fa902293567e85dc6398dab58afaa9">IPRIORITYR</a> [255]</td></tr>
<tr class="memdesc:a08fa902293567e85dc6398dab58afaa9"><td class="mdescLeft"> </td><td class="mdescRight">Offset: 0x400 (R/W) Interrupt Priority Registers. <a href="#a08fa902293567e85dc6398dab58afaa9">More...</a><br/></td></tr>
<tr class="separator:a08fa902293567e85dc6398dab58afaa9"><td class="memSeparator" colspan="2"> </td></tr>
<tr class="memitem:a6f1b07d48d3a9199f2effec8492f721c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t </td><td class="memItemRight" valign="bottom"><a class="el" href="structGICDistributor__Type.html#a6f1b07d48d3a9199f2effec8492f721c">ITARGETSR</a> [255]</td></tr>
<tr class="memdesc:a6f1b07d48d3a9199f2effec8492f721c"><td class="mdescLeft"> </td><td class="mdescRight">Offset: 0x800 (R/W) Interrupt Targets Registers. <a href="#a6f1b07d48d3a9199f2effec8492f721c">More...</a><br/></td></tr>
<tr class="separator:a6f1b07d48d3a9199f2effec8492f721c"><td class="memSeparator" colspan="2"> </td></tr>
<tr class="memitem:a9b306a630388c795d3cd32fc2e23a2b5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t </td><td class="memItemRight" valign="bottom"><a class="el" href="structGICDistributor__Type.html#a9b306a630388c795d3cd32fc2e23a2b5">ICFGR</a> [64]</td></tr>
<tr class="memdesc:a9b306a630388c795d3cd32fc2e23a2b5"><td class="mdescLeft"> </td><td class="mdescRight">Offset: 0xC00 (R/W) Interrupt Configuration Registers. <a href="#a9b306a630388c795d3cd32fc2e23a2b5">More...</a><br/></td></tr>
<tr class="separator:a9b306a630388c795d3cd32fc2e23a2b5"><td class="memSeparator" colspan="2"> </td></tr>
<tr class="memitem:ae9eeb19ca95d0b95828f1f98700b5689"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t </td><td class="memItemRight" valign="bottom"><a class="el" href="structGICDistributor__Type.html#ae9eeb19ca95d0b95828f1f98700b5689">IGRPMODR</a> [32]</td></tr>
<tr class="memdesc:ae9eeb19ca95d0b95828f1f98700b5689"><td class="mdescLeft"> </td><td class="mdescRight">Offset: 0xD00 (R/W) Interrupt Group Modifier Registers. <a href="#ae9eeb19ca95d0b95828f1f98700b5689">More...</a><br/></td></tr>
<tr class="separator:ae9eeb19ca95d0b95828f1f98700b5689"><td class="memSeparator" colspan="2"> </td></tr>
<tr class="memitem:a644abefb7064e434db20cc6dab5fe5f1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t </td><td class="memItemRight" valign="bottom"><a class="el" href="structGICDistributor__Type.html#a644abefb7064e434db20cc6dab5fe5f1">NSACR</a> [64]</td></tr>
<tr class="memdesc:a644abefb7064e434db20cc6dab5fe5f1"><td class="mdescLeft"> </td><td class="mdescRight">Offset: 0xE00 (R/W) Non-secure Access Control Registers. <a href="#a644abefb7064e434db20cc6dab5fe5f1">More...</a><br/></td></tr>
<tr class="separator:a644abefb7064e434db20cc6dab5fe5f1"><td class="memSeparator" colspan="2"> </td></tr>
<tr class="memitem:a6ac65c4a5394926cc9518753a00d4da1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__ca_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t </td><td class="memItemRight" valign="bottom"><a class="el" href="structGICDistributor__Type.html#a6ac65c4a5394926cc9518753a00d4da1">SGIR</a></td></tr>
<tr class="memdesc:a6ac65c4a5394926cc9518753a00d4da1"><td class="mdescLeft"> </td><td class="mdescRight">Offset: 0xF00 ( /W) Software Generated Interrupt Register. <a href="#a6ac65c4a5394926cc9518753a00d4da1">More...</a><br/></td></tr>
<tr class="separator:a6ac65c4a5394926cc9518753a00d4da1"><td class="memSeparator" colspan="2"> </td></tr>
<tr class="memitem:a644a70cf4c12093c0277ce01f194b69b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t </td><td class="memItemRight" valign="bottom"><a class="el" href="structGICDistributor__Type.html#a644a70cf4c12093c0277ce01f194b69b">CPENDSGIR</a> [4]</td></tr>
<tr class="memdesc:a644a70cf4c12093c0277ce01f194b69b"><td class="mdescLeft"> </td><td class="mdescRight">Offset: 0xF10 (R/W) SGI Clear-Pending Registers. <a href="#a644a70cf4c12093c0277ce01f194b69b">More...</a><br/></td></tr>
<tr class="separator:a644a70cf4c12093c0277ce01f194b69b"><td class="memSeparator" colspan="2"> </td></tr>
<tr class="memitem:ae40b4a50d9766c2bbf57441f68094f41"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t </td><td class="memItemRight" valign="bottom"><a class="el" href="structGICDistributor__Type.html#ae40b4a50d9766c2bbf57441f68094f41">SPENDSGIR</a> [4]</td></tr>
<tr class="memdesc:ae40b4a50d9766c2bbf57441f68094f41"><td class="mdescLeft"> </td><td class="mdescRight">Offset: 0xF20 (R/W) SGI Set-Pending Registers. <a href="#ae40b4a50d9766c2bbf57441f68094f41">More...</a><br/></td></tr>
<tr class="separator:ae40b4a50d9766c2bbf57441f68094f41"><td class="memSeparator" colspan="2"> </td></tr>
<tr class="memitem:a73e0c679e5f45710deea474ab0d39cdb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint64_t </td><td class="memItemRight" valign="bottom"><a class="el" href="structGICDistributor__Type.html#a73e0c679e5f45710deea474ab0d39cdb">IROUTER</a> [988]</td></tr>
<tr class="memdesc:a73e0c679e5f45710deea474ab0d39cdb"><td class="mdescLeft"> </td><td class="mdescRight">Offset: 0x6100(R/W) Interrupt Routing Registers. <a href="#a73e0c679e5f45710deea474ab0d39cdb">More...</a><br/></td></tr>
<tr class="separator:a73e0c679e5f45710deea474ab0d39cdb"><td class="memSeparator" colspan="2"> </td></tr>
</table>
<h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="a2f584d3fbeaa355faf234f2ee57d1168"></a>
<div class="memitem">
<div class="memproto">
<table class="memname">
<tr>
<td class="memname"><a class="el" href="core__ca_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GICDistributor_Type::CLRSPI_NSR</td>
</tr>
</table>
</div><div class="memdoc">
<p>Clear Non-secure SPI Pending Register</p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Name </th><th align="left">Function </th></tr>
<tr>
<td align="left">[31:10] </td><td align="left">- </td><td align="left">Reserved. </td></tr>
<tr>
<td align="left">[9:0] </td><td align="left">INTID </td><td align="left">The interrupt number to clear pending state from. </td></tr>
</table>
</div>
</div>
<a class="anchor" id="ab487e4a8684b8a77357c6c20cf71dead"></a>
<div class="memitem">
<div class="memproto">
<table class="memname">
<tr>
<td class="memname"><a class="el" href="core__ca_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GICDistributor_Type::CLRSPI_SR</td>
</tr>
</table>
</div><div class="memdoc">
<p>Clear Secure SPI Pending Register</p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Name </th><th align="left">Function </th></tr>
<tr>
<td align="left">[31:10] </td><td align="left">- </td><td align="left">Reserved. </td></tr>
<tr>
<td align="left">[9:0] </td><td align="left">INTID </td><td align="left">The interrupt number to clear pending state from. </td></tr>
</table>
</div>
</div>
<a class="anchor" id="a644a70cf4c12093c0277ce01f194b69b"></a>
<div class="memitem">
<div class="memproto">
<table class="memname">
<tr>
<td class="memname"><a class="el" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint8_t GICDistributor_Type::CPENDSGIR[16]</td>
</tr>
</table>
</div><div class="memdoc">
<p>SGI Clear-Pending Registers Each register corresponds to one software generated interrupt (SGI).</p>
<p>Reading from this register reveals</p>
<ul>
<li>0 - interrupt is not pending</li>
<li>1 - interrupt is pending</li>
</ul>
<p>Writing to this register causes</p>
<ul>
<li>0 - no effect</li>
<li>1 - removes the pending state </li>
</ul>
</div>
</div>
<a class="anchor" id="a6ca67d9838ab3425864207c3a0399bd7"></a>
<div class="memitem">
<div class="memproto">
<table class="memname">
<tr>
<td class="memname"><a class="el" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t GICDistributor_Type::CTLR</td>
</tr>
</table>
</div><div class="memdoc">
<p>Distributor Control Register</p>
<p>When access is Secure, in a system that supports two Security states:</p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Name </th><th align="left">Function </th></tr>
<tr>
<td align="left">[31] </td><td align="left">RWP </td><td align="left">Indicates whether a register write is in progress or not. </td></tr>
<tr>
<td align="left">[30:8] </td><td align="left">- </td><td align="left">Reserved. </td></tr>
<tr>
<td align="left">[7] </td><td align="left">EINWF </td><td align="left">Enable 1 of N Wakeup Functionality, if available. </td></tr>
<tr>
<td align="left">[6] </td><td align="left">DS </td><td align="left">Disable Security. </td></tr>
<tr>
<td align="left">[5] </td><td align="left">ARE_NS </td><td align="left">Affinity Routing Enable, Non-secure state. </td></tr>
<tr>
<td align="left">[4] </td><td align="left">ARE_S </td><td align="left">Affinity Routing Enable, Secure state. </td></tr>
<tr>
<td align="left">[3] </td><td align="left">- </td><td align="left">Reserved. </td></tr>
<tr>
<td align="left">[2] </td><td align="left">EnableGrp1S </td><td align="left">Enable Secure Group 1 interrupts. </td></tr>
<tr>
<td align="left">[1] </td><td align="left">EnableGrp1NS </td><td align="left">Enable Non-secure Group 1 interrupts. </td></tr>
<tr>
<td align="left">[0] </td><td align="left">EnableGrp0 </td><td align="left">Enable Group 0 interrupts. </td></tr>
</table>
<p>When access is Non-secure, in a system that supports two Security states:</p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Name </th><th align="left">Function </th></tr>
<tr>
<td align="left">[31] </td><td align="left">RWP </td><td align="left">Indicates whether a register write is in progress or not. </td></tr>
<tr>
<td align="left">[30:5] </td><td align="left">- </td><td align="left">Reserved. </td></tr>
<tr>
<td align="left">[4] </td><td align="left">ARE_NS </td><td align="left">Affinity Routing Enable, Non-secure state. </td></tr>
<tr>
<td align="left">[3:2] </td><td align="left">- </td><td align="left">Reserved. </td></tr>
<tr>
<td align="left">[1] </td><td align="left">EnableGrp1A </td><td align="left">Enable Non-secure Group 1 interrupts. </td></tr>
<tr>
<td align="left">[0] </td><td align="left">EnableGrp1 </td><td align="left">Enable Non-secure Group 1 interrupts. </td></tr>
</table>
<p>When in a system that supports only a single Security state:</p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Name </th><th align="left">Function </th></tr>
<tr>
<td align="left">[31] </td><td align="left">RWP </td><td align="left">Indicates whether a register write is in progress or not. </td></tr>
<tr>
<td align="left">[30:8] </td><td align="left">- </td><td align="left">Reserved. </td></tr>
<tr>
<td align="left">[7] </td><td align="left">EINWF </td><td align="left">Enable 1 of N Wakeup Functionality, if available. </td></tr>
<tr>
<td align="left">[6] </td><td align="left">DS </td><td align="left">Disable Security. </td></tr>
<tr>
<td align="left">[5] </td><td align="left">- </td><td align="left">Reserved. </td></tr>
<tr>
<td align="left">[4] </td><td align="left">ARE </td><td align="left">Affinity Routing Enable. </td></tr>
<tr>
<td align="left">[3:2] </td><td align="left">- </td><td align="left">Reserved. </td></tr>
<tr>
<td align="left">[1] </td><td align="left">EnableGrp1 </td><td align="left">Enable Group 1 interrupts. </td></tr>
<tr>
<td align="left">[0] </td><td align="left">EnableGrp0 </td><td align="left">Enable Group 0 interrupts. </td></tr>
</table>
</div>
</div>
<a class="anchor" id="ac0fd4c1ad19b5a332e403bb9966ba967"></a>
<div class="memitem">
<div class="memproto">
<table class="memname">
<tr>
<td class="memname"><a class="el" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t GICDistributor_Type::ICACTIVER[32]</td>
</tr>
</table>
</div><div class="memdoc">
<p>Interrupt Clear-Active Registers</p>
<p>Each bit corresponds to one interrupt:</p>
<ul>
<li>Register index is given by INTID/32</li>
<li>Bit number is given by INTID%32</li>
</ul>
<dl class="section note"><dt>Note</dt><dd>Bits corresponding to unimplemented interrupts are RAZ/WI. </dd></dl>
</div>
</div>
<a class="anchor" id="a390fa9f2f460951b2c6094932d890807"></a>
<div class="memitem">
<div class="memproto">
<table class="memname">
<tr>
<td class="memname"><a class="el" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t GICDistributor_Type::ICENABLER[32]</td>
</tr>
</table>
</div><div class="memdoc">
<p>Interrupt Clear-Enable Registers</p>
<p>Each bit corresponds to one interrupt:</p>
<ul>
<li>Register index is given by INTID/32</li>
<li>Bit number is given by INTID%32</li>
</ul>
<dl class="section note"><dt>Note</dt><dd>Bits corresponding to unimplemented interrupts are RAZ/WI. </dd></dl>
</div>
</div>
<a class="anchor" id="a9b306a630388c795d3cd32fc2e23a2b5"></a>
<div class="memitem">
<div class="memproto">
<table class="memname">
<tr>
<td class="memname"><a class="el" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t GICDistributor_Type::ICFGR[64]</td>
</tr>
</table>
</div><div class="memdoc">
<p>Interrupt Configuration Registers</p>
<p>Each interrupt can be configured by two corresponding bits:</p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Name </th><th align="left">Function </th></tr>
<tr>
<td align="left">[2*INTID%16+1] </td><td align="left">Edge </td><td align="left">Interrupt is: 0 - level sensitive, 1 - edge triggered </td></tr>
<tr>
<td align="left">[2*INTID%16] </td><td align="left">Model </td><td align="left">0 - N-N Model, 1 - 1-N Model; RAZ/WI when unsupported </td></tr>
</table>
</div>
</div>
<a class="anchor" id="a0155cb4637845258e4ee76cd93cca2a6"></a>
<div class="memitem">
<div class="memproto">
<table class="memname">
<tr>
<td class="memname"><a class="el" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t GICDistributor_Type::ICPENDR[32]</td>
</tr>
</table>
</div><div class="memdoc">
<p>Interrupt Clear-Pending Registers</p>
<p>Each bit corresponds to one interrupt:</p>
<ul>
<li>Register index is given by INTID/32</li>
<li>Bit number is given by INTID%32</li>
</ul>
<dl class="section note"><dt>Note</dt><dd>Bits corresponding to unimplemented interrupts are RAZ/WI. </dd></dl>
</div>
</div>
<a class="anchor" id="a6a9effdd633c6e75651d9f53caace306"></a>
<div class="memitem">
<div class="memproto">
<table class="memname">
<tr>
<td class="memname"><a class="el" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t GICDistributor_Type::IGROUPR[32]</td>
</tr>
</table>
</div><div class="memdoc">
<p>Interrupt Group Registers</p>
<p>Each bit corresponds to one interrupt:</p>
<ul>
<li>Register index is given by INTID/32</li>
<li>Bit number is given by INTID%32</li>
</ul>
<p>And the value denotes:</p>
<ul>
<li>0 When <a class="el" href="structGICDistributor__Type.html#a6ca67d9838ab3425864207c3a0399bd7">CTLR</a>.DS==1, the corresponding interrupt is Group 0<br/>
When <a class="el" href="structGICDistributor__Type.html#a6ca67d9838ab3425864207c3a0399bd7">CTLR</a>.DS==0, the corresponding interrupt is Secure.</li>
<li>1 When <a class="el" href="structGICDistributor__Type.html#a6ca67d9838ab3425864207c3a0399bd7">CTLR</a>.DS==1, the corresponding interrupt is Group 1.<br/>
When <a class="el" href="structGICDistributor__Type.html#a6ca67d9838ab3425864207c3a0399bd7">CTLR</a>.DS==0, the corresponding interrupt is Non-secure Group 1. </li>
</ul>
</div>
</div>
<a class="anchor" id="ae9eeb19ca95d0b95828f1f98700b5689"></a>
<div class="memitem">
<div class="memproto">
<table class="memname">
<tr>
<td class="memname"><a class="el" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t GICDistributor_Type::IGRPMODR[32]</td>
</tr>
</table>
</div><div class="memdoc">
<p>Interrupt Group Modifier Registers</p>
<p>Each bit corresponds to one interrupt:</p>
<ul>
<li>Register index is given by INTID/32</li>
<li>Bit number is given by INTID%32 </li>
</ul>
</div>
</div>
<a class="anchor" id="acebf65dae4cb82cd3c7deeefca9c9722"></a>
<div class="memitem">
<div class="memproto">
<table class="memname">
<tr>
<td class="memname"><a class="el" href="core__ca_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t GICDistributor_Type::IIDR</td>
</tr>
</table>
</div><div class="memdoc">
<p>Distributor Implementer Identification Register</p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Name </th><th align="left">Function </th></tr>
<tr>
<td align="left">[31:24] </td><td align="left">ProductID </td><td align="left">An IMPLEMENTATION DEFINED product identifier </td></tr>
<tr>
<td align="left">[23:20] </td><td align="left">- </td><td align="left">Reserved. </td></tr>
<tr>
<td align="left">[19:16] </td><td align="left">Variant </td><td align="left">An IMPLEMENTATION DEFINED variant number. </td></tr>
<tr>
<td align="left">[15:12] </td><td align="left">Revision </td><td align="left">An IMPLEMENTATION DEFINED revision number. </td></tr>
<tr>
<td align="left">[11:0] </td><td align="left">Implementer </td><td align="left">Contains the JEP106 code of the company implemented the GICD. </td></tr>
</table>
</div>
</div>
<a class="anchor" id="a08fa902293567e85dc6398dab58afaa9"></a>
<div class="memitem">
<div class="memproto">
<table class="memname">
<tr>
<td class="memname"><a class="el" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint8_t GICDistributor_Type::IPRIORITYR[1020]</td>
</tr>
</table>
</div><div class="memdoc">
<p>Interrupt Priority Registers</p>
<p>A GIC might implement fewer than eight priority bits, but must implement at least bits [7:4] of each field. In each field, unimplemented bits are RAZ/WI.</p>
<dl class="section note"><dt>Note</dt><dd>A register field corresponding to an unimplemented interrupt is RAZ/WI. </dd></dl>
</div>
</div>
<a class="anchor" id="a73e0c679e5f45710deea474ab0d39cdb"></a>
<div class="memitem">
<div class="memproto">
<table class="memname">
<tr>
<td class="memname"><a class="el" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint64_t GICDistributor_Type::IROUTER[988]</td>
</tr>
</table>
</div><div class="memdoc">
<p>Interrupt Routing Registers</p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Name </th><th align="left">Function </th></tr>
<tr>
<td align="left">[63:40] </td><td align="left">- </td><td align="left">Reserved. </td></tr>
<tr>
<td align="left">[39:32] </td><td align="left">Aff3 </td><td align="left">Affinity level 3, the least significant affinity level field. </td></tr>
<tr>
<td align="left">[31] </td><td align="left">IRM </td><td align="left">Interrupt Routing Mode. Defines how SPIs are routed in an affinity hierarchy. </td></tr>
<tr>
<td align="left">[30:24] </td><td align="left">- </td><td align="left">Reserved. </td></tr>
<tr>
<td align="left">[23:16] </td><td align="left">Aff2 </td><td align="left">Affinity level 2, an intermediate affinity level field. </td></tr>
<tr>
<td align="left">[15:8] </td><td align="left">Aff1 </td><td align="left">Affinity level 1, an intermediate affinity level field. </td></tr>
<tr>
<td align="left">[7:0] </td><td align="left">Aff0 </td><td align="left">Affinity level 0, the most significant affinity level field. </td></tr>
</table>
</div>
</div>
<a class="anchor" id="a5eb8e1ef5a88293e2759c41f6057ccc4"></a>
<div class="memitem">
<div class="memproto">
<table class="memname">
<tr>
<td class="memname"><a class="el" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t GICDistributor_Type::ISACTIVER[32]</td>
</tr>
</table>
</div><div class="memdoc">
<p>Interrupt Set-Active Registers</p>
<p>Each bit corresponds to one interrupt:</p>
<ul>
<li>Register index is given by INTID/32</li>
<li>Bit number is given by INTID%32</li>
</ul>
<dl class="section note"><dt>Note</dt><dd>Bits corresponding to unimplemented interrupts are RAZ/WI. </dd></dl>
</div>
</div>
<a class="anchor" id="a1da3a2066b64644a0bb8a3066075ba87"></a>
<div class="memitem">
<div class="memproto">
<table class="memname">
<tr>
<td class="memname"><a class="el" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t GICDistributor_Type::ISENABLER[32]</td>
</tr>
</table>
</div><div class="memdoc">
<p>Interrupt Set-Enable Registers</p>
<p>Each bit corresponds to one interrupt:</p>
<ul>
<li>Register index is given by INTID/32</li>
<li>Bit number is given by INTID%32</li>
</ul>
<dl class="section note"><dt>Note</dt><dd>Bits corresponding to unimplemented interrupts are RAZ/WI. </dd></dl>
</div>
</div>
<a class="anchor" id="a1c15cd75ce30d8946792e2a1a19556a5"></a>
<div class="memitem">
<div class="memproto">
<table class="memname">
<tr>
<td class="memname"><a class="el" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t GICDistributor_Type::ISPENDR[32]</td>
</tr>
</table>
</div><div class="memdoc">
<p>Interrupt Set-Pending Registers</p>
<p>Each bit corresponds to one interrupt:</p>
<ul>
<li>Register index is given by INTID/32</li>
<li>Bit number is given by INTID%32</li>
</ul>
<dl class="section note"><dt>Note</dt><dd>Bits corresponding to unimplemented interrupts are RAZ/WI. </dd></dl>
</div>
</div>
<a class="anchor" id="a6f1b07d48d3a9199f2effec8492f721c"></a>
<div class="memitem">
<div class="memproto">
<table class="memname">
<tr>
<td class="memname"><a class="el" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint8_t GICDistributor_Type::ITARGETSR[1020]</td>
</tr>
</table>
</div><div class="memdoc">
<p>Interrupt Processor Targets Registers</p>
<p>Each bit in the target field corresponds to one CPU interface. A CPU targets field bit that corresponds to an unimplemented CPU interface is RAZ/WI.</p>
<table class="doxtable">
<tr>
<th align="left">CPU target field value </th><th align="left">Interrupt targets </th></tr>
<tr>
<td align="left">0bxxxxxxx1 </td><td align="left">CPU interface 0 </td></tr>
<tr>
<td align="left">0bxxxxxx1x </td><td align="left">CPU interface 1 </td></tr>
<tr>
<td align="left">0bxxxxx1xx </td><td align="left">CPU interface 2 </td></tr>
<tr>
<td align="left">0bxxxx1xxx </td><td align="left">CPU interface 3 </td></tr>
<tr>
<td align="left">0bxxx1xxxx </td><td align="left">CPU interface 4 </td></tr>
<tr>
<td align="left">0bxx1xxxxx </td><td align="left">CPU interface 5 </td></tr>
<tr>
<td align="left">0bx1xxxxxx </td><td align="left">CPU interface 6 </td></tr>
<tr>
<td align="left">0b1xxxxxxx </td><td align="left">CPU interface 7 </td></tr>
</table>
</div>
</div>
<a class="anchor" id="a644abefb7064e434db20cc6dab5fe5f1"></a>
<div class="memitem">
<div class="memproto">
<table class="memname">
<tr>
<td class="memname"><a class="el" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t GICDistributor_Type::NSACR[64]</td>
</tr>
</table>
</div><div class="memdoc">
<p>Non-secure Access Control Registers</p>
<p>Each two bits corresponds to one interrupt:</p>
<ul>
<li>Register index is given by INTID/16</li>
<li>Bit number is given by 2*INTID%16</li>
</ul>
<p>The possible values of each 2-bit field are:</p>
<ul>
<li>00 - Non-secure accesses to all fields associated with the corresponding interrupt are permitted.</li>
<li>01 - Non-secure accesses are only permitted to requesting fields.</li>
<li>10 - As 01, additionally accesses to clearing field are permitted.</li>
<li>11 - As 10, additionally accesses to target and routing fields are permitted. </li>
</ul>
</div>
</div>
<a class="anchor" id="afbdd372578e2cd6f998320282cc8ed25"></a>
<div class="memitem">
<div class="memproto">
<table class="memname">
<tr>
<td class="memname"><a class="el" href="core__ca_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GICDistributor_Type::SETSPI_NSR</td>
</tr>
</table>
</div><div class="memdoc">
<p>Set Non-secure SPI Pending Register</p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Name </th><th align="left">Function </th></tr>
<tr>
<td align="left">[31:10] </td><td align="left">- </td><td align="left">Reserved. </td></tr>
<tr>
<td align="left">[9:0] </td><td align="left">INTID </td><td align="left">The interrupt number to set pending state for. </td></tr>
</table>
</div>
</div>
<a class="anchor" id="ad55a8644bc95caf8bf53e1407ec9ed0c"></a>
<div class="memitem">
<div class="memproto">
<table class="memname">
<tr>
<td class="memname"><a class="el" href="core__ca_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GICDistributor_Type::SETSPI_SR</td>
</tr>
</table>
</div><div class="memdoc">
<p>Set Secure SPI Pending Register</p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Name </th><th align="left">Function </th></tr>
<tr>
<td align="left">[31:10] </td><td align="left">- </td><td align="left">Reserved. </td></tr>
<tr>
<td align="left">[9:0] </td><td align="left">INTID </td><td align="left">The interrupt number to set pending state for. </td></tr>
</table>
</div>
</div>
<a class="anchor" id="a6ac65c4a5394926cc9518753a00d4da1"></a>
<div class="memitem">
<div class="memproto">
<table class="memname">
<tr>
<td class="memname"><a class="el" href="core__ca_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t GICDistributor_Type::SGIR</td>
</tr>
</table>
</div><div class="memdoc">
<p>Software Generated Interrupt Register</p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Name </th><th align="left">Function </th></tr>
<tr>
<td align="left">[31:26] </td><td align="left">- </td><td align="left">Reserved. </td></tr>
<tr>
<td align="left">[25:24] </td><td align="left">TargetFilterList </td><td align="left">Determines how the Distributor processes the requested SGI. </td></tr>
<tr>
<td align="left">[23:16] </td><td align="left">CPUTargetList </td><td align="left">When TargetListFilter is 00, this field defines the CPU interfaces to which the Distributor must forward the interrupt. </td></tr>
<tr>
<td align="left">[15] </td><td align="left">NSATT </td><td align="left">Specifies the required group of the SGI. </td></tr>
<tr>
<td align="left">[14:4] </td><td align="left">- </td><td align="left">Reserved. </td></tr>
<tr>
<td align="left">[3:0] </td><td align="left">INTID </td><td align="left">The INTID of the SGI to forward to the specified CPU interfaces. </td></tr>
</table>
<p>Refer to <a class="el" href="structGICDistributor__Type.html#a6f1b07d48d3a9199f2effec8492f721c">ITARGETSR</a> for details on TargetFilterList field. </p>
</div>
</div>
<a class="anchor" id="ae40b4a50d9766c2bbf57441f68094f41"></a>
<div class="memitem">
<div class="memproto">
<table class="memname">
<tr>
<td class="memname"><a class="el" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint8_t GICDistributor_Type::SPENDSGIR[16]</td>
</tr>
</table>
</div><div class="memdoc">
<p>SGI Set-Pending Registers Each register corresponds to one software generated interrupt (SGI).</p>
<p>Reading from this register reveals</p>
<ul>
<li>0 - interrupt is not pending</li>
<li>1 - interrupt is pending</li>
</ul>
<p>Writing to this register causes</p>
<ul>
<li>0 - no effect</li>
<li>1 - adds the pending state </li>
</ul>
</div>
</div>
<a class="anchor" id="ae24f260e27065660a2059803293084f2"></a>
<div class="memitem">
<div class="memproto">
<table class="memname">
<tr>
<td class="memname"><a class="el" href="core__ca_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t GICDistributor_Type::STATUSR</td>
</tr>
</table>
</div><div class="memdoc">
<p>Error Reporting Status Register</p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Name </th><th align="left">Function </th></tr>
<tr>
<td align="left">[31:4] </td><td align="left">- </td><td align="left">Reserved. </td></tr>
<tr>
<td align="left">[3] </td><td align="left">WROD </td><td align="left">Write to an RO location. </td></tr>
<tr>
<td align="left">[2] </td><td align="left">RWOD </td><td align="left">Read of a WO location. </td></tr>
<tr>
<td align="left">[1] </td><td align="left">WRD </td><td align="left">Write to a reserved location. </td></tr>
<tr>
<td align="left">[0] </td><td align="left">RRD </td><td align="left">Read of a reserved location. </td></tr>
</table>
</div>
</div>
<a class="anchor" id="a405823d97dc90dd9d397a3980e2cd207"></a>
<div class="memitem">
<div class="memproto">
<table class="memname">
<tr>
<td class="memname"><a class="el" href="core__ca_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t GICDistributor_Type::TYPER</td>
</tr>
</table>
</div><div class="memdoc">
<p>Interrupt Controller Type Register</p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Name </th><th align="left">Function </th></tr>
<tr>
<td align="left">[31:16] </td><td align="left">- </td><td align="left">Reserved. </td></tr>
<tr>
<td align="left">[15:11] </td><td align="left">LSPI </td><td align="left">Maximum number of lockable shared interrupts. </td></tr>
<tr>
<td align="left">[10] </td><td align="left">SecurityExtn </td><td align="left">Security Extensions: 0 - not implemented. 1 - implemented. </td></tr>
<tr>
<td align="left">[9:8] </td><td align="left">- </td><td align="left">Reserved. </td></tr>
<tr>
<td align="left">[7:5] </td><td align="left">CPUNumber </td><td align="left">Number of implemented CPU interfaces [=CPUNumber+1] </td></tr>
<tr>
<td align="left">[4:0] </td><td align="left">ITLinesNumber </td><td align="left">Maximum number of interrups supported [=32*(ITLinesNumber+1)]. </td></tr>
</table>
</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
<ul>
<li class="navelem"><a class="el" href="structGICDistributor__Type.html">GICDistributor_Type</a></li>
<li class="footer">Generated on Wed Aug 1 2018 17:12:10 for CMSIS-Core (Cortex-A) by Arm Ltd. All rights reserved.
<!--
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6
-->
</li>
</ul>
</div>
</body>
</html>
|
