blob: ea1c853e59f3e22830e0407da02b9d23d589acc1 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
|
/**
******************************************************************************
* @file s25fl128s_conf.h
* @author MCD Application Team
* @brief This file contains the configurations of the S25FL128S QSPI memory.
******************************************************************************
* @attention
*
* Copyright (c) 2020-2021 STMicroelectronics.
* All rights reserved.
*
* This software is licensed under terms that can be found in the LICENSE file
* in the root directory of this software component.
* If no LICENSE file comes with this software, it is provided AS-IS.
*
******************************************************************************
*/
/* Define to prevent recursive inclusion -------------------------------------*/
#ifndef __S25FL128S_CONF_H
#define __S25FL128S_CONF_H
#ifdef __cplusplus
extern "C" {
#endif
/* Includes ------------------------------------------------------------------*/
#include "stm32wbxx.h"
/** @addtogroup BSP
* @{
*/
#define CONF_S25FL128S_READ_ENHANCE 0 /* MMP performance enhance read enable/disable */
#define CONF_QSPI_DUMMY_CLOCK 8U
/* Dummy cycles for STR read mode */
#define S25FL128S_DUMMY_CYCLES_READ_QUAD 8U
#define S25FL128S_DUMMY_CYCLES_READ 8U
#define S25FL128S_DUMMY_CYCLES_READ_DUAL_INOUT 4U
#define S25FL128S_DUMMY_CYCLES_READ_QUAD_INOUT 6U
#ifdef __cplusplus
}
#endif
#endif /* __S25FL128S_CONF_H */
/**
* @}
*/
|
