Welcome to mirror list, hosted at ThFree Co, Russian Federation.

github.com/asmjit/asmjit.git - Unnamed repository; edit this file 'description' to name the repository.
summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorkobalicek <kobalicek.petr@gmail.com>2022-03-15 12:36:41 +0300
committerkobalicek <kobalicek.petr@gmail.com>2022-03-15 12:37:18 +0300
commitf1a399c4fe74d1535a4190a2b8727c51045cc914 (patch)
tree99f371b2c53cbd95c609099e4984d65677cfdaa8
parent6efd4d563dee6832224295fa3bbf1647964246c4 (diff)
[Bug] Fixed invalid operand order in AArch64 register move (Compiler)
-rw-r--r--src/asmjit/arm/a64emithelper.cpp2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/asmjit/arm/a64emithelper.cpp b/src/asmjit/arm/a64emithelper.cpp
index 2d8a578..1e8da61 100644
--- a/src/asmjit/arm/a64emithelper.cpp
+++ b/src/asmjit/arm/a64emithelper.cpp
@@ -117,7 +117,7 @@ ASMJIT_FAVOR_SIZE Error EmitHelper::emitRegMove(
case TypeId::kUInt32:
case TypeId::kInt64:
case TypeId::kUInt64:
- return emitter->mov(src.as<Gp>().x(), dst.as<Gp>().x());
+ return emitter->mov(dst.as<Gp>().x(), src.as<Gp>().x());
default: {
if (TypeUtils::isFloat32(typeId) || TypeUtils::isVec32(typeId))