1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
|
/* This file is the part of the Lightweight USB device Stack for STM32 microcontrollers
*
* Copyright ©2016 Dmitry Filimonchuk <dmitrystu[at]gmail[dot]com>
*
* Licensed under the Apache License, Version 2.0 (the "License");
* you may not use this file except in compliance with the License.
* You may obtain a copy of the License at
* http://www.apache.org/licenses/LICENSE-2.0
* Unless required by applicable law or agreed to in writing, software
* distributed under the License is distributed on an "AS IS" BASIS,
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
* See the License for the specific language governing permissions and
* limitations under the License.
*/
#include "stm32.h"
static void cdc_init_rcc (void) {
#if defined(STM32L0)
_BST(RCC->APB1ENR, RCC_APB1ENR_PWREN);
_BMD(PWR->CR, PWR_CR_VOS, PWR_CR_VOS_0);
_WBC(PWR->CSR, PWR_CSR_VOSF);
/* set FLASH latency to 1 */
_BST(FLASH->ACR, FLASH_ACR_LATENCY);
/* set clock at 32MHz PLL 6/3 HSI */
_BMD(RCC->CFGR, RCC_CFGR_PLLDIV | RCC_CFGR_PLLMUL | RCC_CFGR_PLLSRC, RCC_CFGR_PLLDIV3 | RCC_CFGR_PLLMUL6);
_BST(RCC->CR, RCC_CR_HSION);
_WBS(RCC->CR, RCC_CR_HSIRDY);
_BST(RCC->CR, RCC_CR_PLLON);
_WBS(RCC->CR, RCC_CR_PLLRDY);
/* switch clock to PLL */
_BMD(RCC->CFGR, RCC_CFGR_SW, RCC_CFGR_SW_PLL);
_WVL(RCC->CFGR, RCC_CFGR_SWS, RCC_CFGR_SWS_PLL);
#elif defined(STM32L1)
_BST(RCC->APB1ENR, RCC_APB1ENR_PWREN);
_BMD(PWR->CR, PWR_CR_VOS, PWR_CR_VOS_0);
_WBC(PWR->CSR, PWR_CSR_VOSF);
/* set FLASH latency to 1 */
_BST(FLASH->ACR, FLASH_ACR_ACC64);
_BST(FLASH->ACR, FLASH_ACR_LATENCY);
/* set clock at 32 MHz PLL 6/3 HSI */
_BMD(RCC->CFGR, RCC_CFGR_PLLDIV | RCC_CFGR_PLLMUL | RCC_CFGR_PLLSRC, RCC_CFGR_PLLDIV3 | RCC_CFGR_PLLMUL6);
_BST(RCC->CR, RCC_CR_HSION);
_WBS(RCC->CR, RCC_CR_HSIRDY);
_BST(RCC->CR, RCC_CR_PLLON);
_WBS(RCC->CR, RCC_CR_PLLRDY);
/* switch clock to PLL */
_BMD(RCC->CFGR, RCC_CFGR_SW, RCC_CFGR_SW_PLL);
_WVL(RCC->CFGR, RCC_CFGR_SWS, RCC_CFGR_SWS_PLL);
#elif defined(STM32L476xx)
_BST(RCC->APB1ENR1, RCC_APB1ENR1_PWREN);
/* Set power Range 1 */
_BMD(PWR->CR1, PWR_CR1_VOS, PWR_CR1_VOS_0);
_WBC(PWR->SR2, PWR_SR2_VOSF);
/* Adjust Flash latency */
_BMD(FLASH->ACR, FLASH_ACR_LATENCY, FLASH_ACR_LATENCY_2WS);
/* set clock 48Mhz MSI */
_BMD(RCC->CR, RCC_CR_MSIRANGE, RCC_CR_MSIRANGE_11 | RCC_CR_MSIRGSEL);
/* set MSI as 48MHz USB */
_BMD(RCC->CCIPR, RCC_CCIPR_CLK48SEL, RCC_CCIPR_CLK48SEL_0 | RCC_CCIPR_CLK48SEL_1);
/* enable GPIOA clock */
_BST(RCC->AHB2ENR, RCC_AHB2ENR_GPIOAEN);
/* set GP11 and GP12 as USB data pins AF10 */
_BST(GPIOA->AFR[1], (0x0A << 12) | (0x0A << 16));
_BMD(GPIOA->MODER, (0x03 << 22) | (0x03 << 24), (0x02 << 22) | (0x02 << 24));
#elif defined(STM32F103x6)
/* set flash latency 1WS */
_BMD(FLASH->ACR, FLASH_ACR_LATENCY, FLASH_ACR_LATENCY_1);
/* use PLL 48MHz clock from 8Mhz HSI */
_BMD(RCC->CFGR,
RCC_CFGR_PLLMULL | RCC_CFGR_PLLSRC | RCC_CFGR_USBPRE,
RCC_CFGR_PLLMULL12 | RCC_CFGR_USBPRE);
_BST(RCC->CR, RCC_CR_PLLON);
_WBS(RCC->CR, RCC_CR_PLLRDY);
/* switch to PLL */
_BMD(RCC->CFGR, RCC_CFGR_SW, RCC_CFGR_SW_PLL);
_WVL(RCC->CFGR, RCC_CFGR_SWS, RCC_CFGR_SWS_PLL);
#elif defined(STM32F303xE)
/* set flash latency 1WS */
_BMD(FLASH->ACR, FLASH_ACR_LATENCY, FLASH_ACR_LATENCY_1);
/* use PLL 48MHz clock from 8Mhz HSI */
_BMD(RCC->CFGR,
RCC_CFGR_PLLMUL | RCC_CFGR_PLLSRC | RCC_CFGR_USBPRE,
RCC_CFGR_PLLMUL12 | RCC_CFGR_USBPRE);
_BST(RCC->CR, RCC_CR_PLLON);
_WBS(RCC->CR, RCC_CR_PLLRDY);
/* switch to PLL */
_BMD(RCC->CFGR, RCC_CFGR_SW, RCC_CFGR_SW_PLL);
_WVL(RCC->CFGR, RCC_CFGR_SWS, RCC_CFGR_SWS_PLL);
#elif defined(STM32F303xC)
/* set flash latency 1WS */
_BMD(FLASH->ACR, FLASH_ACR_LATENCY, FLASH_ACR_LATENCY_1);
/* use PLL 48MHz clock from 8Mhz HSI */
_BMD(RCC->CFGR,
RCC_CFGR_PLLMUL | RCC_CFGR_PLLSRC | RCC_CFGR_USBPRE,
RCC_CFGR_PLLMUL12 | RCC_CFGR_USBPRE);
_BST(RCC->CR, RCC_CR_PLLON);
_WBS(RCC->CR, RCC_CR_PLLRDY);
/* switch to PLL */
_BMD(RCC->CFGR, RCC_CFGR_SW, RCC_CFGR_SW_PLL);
_WVL(RCC->CFGR, RCC_CFGR_SWS, RCC_CFGR_SWS_PLL);
_BST(RCC->AHBENR, RCC_AHBENR_GPIOAEN);
_BST(GPIOA->AFR[1], (0x0E << 12) | (0x0E << 16));
_BMD(GPIOA->MODER, (0x03 << 22) | (0x03 << 24), (0x02 << 22) | (0x02 << 24));
#elif defined(STM32F373xC)
/* set flash latency 1WS */
_BMD(FLASH->ACR, FLASH_ACR_LATENCY, FLASH_ACR_LATENCY_1);
_BMD(RCC->CFGR,
RCC_CFGR_PLLMUL | RCC_CFGR_PLLSRC | RCC_CFGR_USBPRE | RCC_CFGR_PPRE1,
RCC_CFGR_PLLMUL12 | RCC_CFGR_USBPRE | RCC_CFGR_PPRE1_DIV2);
_BST(RCC->CR, RCC_CR_PLLON);
_WBS(RCC->CR, RCC_CR_PLLRDY);
/* switch to PLL */
_BMD(RCC->CFGR, RCC_CFGR_SW, RCC_CFGR_SW_PLL);
_WVL(RCC->CFGR, RCC_CFGR_SWS, RCC_CFGR_SWS_PLL);
/* Enabling USB PA11 PA12 AF 0x0E.
* This is still undocumented in the 7th!! revision of the datasheet.
* Thank you, mo***rs from ST for extra 5 hrs of debugging.
*/
_BST(RCC->AHBENR, RCC_AHBENR_GPIOAEN);
_BST(GPIOA->AFR[1], (0x0E << 12) | (0x0E << 16));
_BMD(GPIOA->MODER, (0x03 << 22) | (0x03 << 24), (0x02 << 22) | (0x02 << 24)); // MCO
#elif defined(STM32F429xx) || defined(STM32F405xx) \
|| defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
/* set flash latency 2WS */
_BMD(FLASH->ACR, FLASH_ACR_LATENCY, FLASH_ACR_LATENCY_2WS);
/* setting up PLL 16MHz HSI, VCO=144MHz, PLLP = 72MHz PLLQ = 48MHz */
_BMD(RCC->PLLCFGR,
RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLQ | RCC_PLLCFGR_PLLP,
_VAL2FLD(RCC_PLLCFGR_PLLM, 8) | _VAL2FLD(RCC_PLLCFGR_PLLN, 72) | _VAL2FLD(RCC_PLLCFGR_PLLQ, 3));
/* enabling PLL */
_BST(RCC->CR, RCC_CR_PLLON);
_WBS(RCC->CR, RCC_CR_PLLRDY);
/* switching to PLL */
_BMD(RCC->CFGR, RCC_CFGR_SW, RCC_CFGR_SW_PLL);
_WVL(RCC->CFGR, RCC_CFGR_SWS, RCC_CFGR_SWS_PLL);
#if defined(USBD_PRIMARY_OTGHS)
/* enabling GPIOB and setting PB13, PB14 and PB15 to AF11 (USB_OTG2FS) */
_BST(RCC->AHB1ENR, RCC_AHB1ENR_GPIOBEN);
#if defined(USBD_VBUS_DETECT)
_BST(GPIOB->AFR[1], (0x0C << 24) | (0x0C << 28) | (0x0C << 20));
_BMD(GPIOB->MODER, (0x03 << 28) | (0x03 << 30) | (0x03 << 26), (0x02 << 28) | (0x02 << 30) | (0x02 << 26));
#else //defined(USBD_VBUS_DETECT)
_BST(GPIOB->AFR[1], (0x0C << 24) | (0x0C << 28));
_BMD(GPIOB->MODER, (0x03 << 28) | (0x03 << 30), (0x02 << 28) | (0x02 << 30));
#endif //defined(USBD_VBUS_DETECT)
#else //defined(USBD_PRIMARY_OTGHS)
/* enabling GPIOA and setting PA11 and PA12 to AF10 (USB_FS) */
_BST(RCC->AHB1ENR, RCC_AHB1ENR_GPIOAEN);
_BST(GPIOA->AFR[1], (0x0A << 12) | (0x0A << 16));
_BMD(GPIOA->MODER, (0x03 << 22) | (0x03 << 24), (0x02 << 22) | (0x02 << 24));
#endif //defined(USBD_PRIMARY_OTGHS)
#elif defined(STM32F446xx) || defined(STM32F745xx)
/* set flash latency 2WS */
_BMD(FLASH->ACR, FLASH_ACR_LATENCY, FLASH_ACR_LATENCY_2WS);
/* setting up PLL 16MHz HSI, VCO=144MHz, PLLP = 72MHz PLLQ = 48MHz */
_BMD(RCC->PLLCFGR,
RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLP | RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLQ,
_VAL2FLD(RCC_PLLCFGR_PLLM, 8) | _VAL2FLD(RCC_PLLCFGR_PLLN, 72) | _VAL2FLD(RCC_PLLCFGR_PLLQ, 3));
/* enabling PLL */
_BST(RCC->CR, RCC_CR_PLLON);
_WBS(RCC->CR, RCC_CR_PLLRDY);
/* switching to PLL */
_BMD(RCC->CFGR, RCC_CFGR_SW, RCC_CFGR_SW_PLL);
_WVL(RCC->CFGR, RCC_CFGR_SWS, RCC_CFGR_SWS_PLL);
/* enabling GPIOA and setting PA11 and PA12 to AF10 (USB_FS) */
#if defined(USBD_PRIMARY_OTGHS)
_BST(RCC->AHB1ENR, RCC_AHB1ENR_GPIOBEN);
_BST(GPIOB->AFR[1], (0x0C << 24) | (0x0C << 28));
_BMD(GPIOB->MODER, (0x03 << 28) | (0x03 << 30), (0x02 << 28) | (0x02 << 30));
#else
_BST(RCC->AHB1ENR, RCC_AHB1ENR_GPIOAEN);
_BST(GPIOA->AFR[1], (0x0A << 12) | (0x0A << 16));
_BMD(GPIOA->MODER, (0x03 << 22) | (0x03 << 24), (0x02 << 22) | (0x02 << 24));
#endif
#elif defined(STM32F105xC) || defined(STM32F107xC)
_BST(RCC->CR, RCC_CR_HSION);
_WBS(RCC->CR, RCC_CR_HSIRDY);
_BMD(RCC->CFGR, RCC_CFGR_SW, RCC_CFGR_SW_HSI);
_BMD(RCC->CFGR, RCC_CFGR_SWS, RCC_CFGR_SWS_HSI);
/* set flash latency 1WS */
_BMD(FLASH->ACR, FLASH_ACR_LATENCY, FLASH_ACR_LATENCY_1);
_BST(RCC->CR, RCC_CR_HSEON);
_WBS(RCC->CR, RCC_CR_HSERDY);
/* switch to HSE */
_BMD(RCC->CFGR, RCC_CFGR_SW, RCC_CFGR_SW_HSE);
_WVL(RCC->CFGR, RCC_CFGR_SWS, RCC_CFGR_SWS_HSE);
#if defined(HSE_25MHZ)
RCC->CFGR = RCC_CFGR_PLLMULL9 | RCC_CFGR_PLLSRC | \
RCC_CFGR_ADCPRE_DIV8 | RCC_CFGR_PPRE2_DIV1 | \
RCC_CFGR_PPRE1_DIV2 | RCC_CFGR_HPRE_DIV1 | \
RCC_CFGR_OTGFSPRE*0;
/* PREDIV1SRC= PLL2, PLL2MUL = 8, PREDIV1 = 5, PREDIV2=5 */
RCC->CFGR2 = RCC_CFGR2_PREDIV1SRC | RCC_CFGR2_PLL2MUL8 | \
RCC_CFGR2_PREDIV1_DIV5 | RCC_CFGR2_PREDIV2_DIV5;
_BST(RCC->CR, RCC_CR_PLL2ON);
_WBS(RCC->CR, RCC_CR_PLL2RDY);
_BST(RCC->CR, RCC_CR_PLLON);
_WBS(RCC->CR, RCC_CR_PLLRDY);
#else
RCC->CFGR = RCC_CFGR_PLLMULL9 | RCC_CFGR_PLLSRC | RCC_CFGR_ADCPRE_DIV8 | \
RCC_CFGR_PPRE2_DIV1 | RCC_CFGR_PPRE1_DIV2 | RCC_CFGR_HPRE_DIV1;
_BMD(RCC->CFGR2, RCC_CFGR2_PREDIV1, RCC_CFGR2_PREDIV1_DIV1);
_BCL(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC);
_BST(RCC->CR, RCC_CR_PLLON);
_WBS(RCC->CR, RCC_CR_PLLRDY);
#endif
RCC->CFGR |= RCC_CFGR_MCO_PLLCLK_DIV2;
/* set flash latency 2WS */
_BMD(FLASH->ACR, FLASH_ACR_LATENCY, FLASH_ACR_LATENCY_2);
/* switch to PLL */
_BMD(RCC->CFGR, RCC_CFGR_SW, RCC_CFGR_SW_PLL);
_WVL(RCC->CFGR, RCC_CFGR_SWS, RCC_CFGR_SWS_PLL);
#elif defined(STM32L433xx)
/* using HSI16 as AHB/CPU clock, HSI48 as USB PHY clock */
_BST(RCC->CR, RCC_CR_HSION);
_WBS(RCC->CR, RCC_CR_HSIRDY);
_BMD(RCC->CFGR, RCC_CFGR_SW, RCC_CFGR_SW_HSI);
_WVL(RCC->CFGR, RCC_CFGR_SWS, RCC_CFGR_SWS_HSI);
_BST(RCC->CRRCR, RCC_CRRCR_HSI48ON);
_WBS(RCC->CRRCR, RCC_CRRCR_HSI48RDY);
_BMD(RCC->CCIPR, RCC_CCIPR_CLK48SEL, 0);
/* setup PA11 PA12 to AF10 (USB FS) */
_BST(RCC->AHB2ENR, RCC_AHB2ENR_GPIOAEN);
_BMD(GPIOA->MODER, (0x03 << 22) | (0x03 << 24), (0x02 << 22) | (0x02 << 24));
_BST(GPIOA->AFR[1], (0x0A << 12) | (0x0A << 16));
/* Disabling USB Vddusb power isolation. Vusb connected to Vdd */
_BST(RCC->APB1ENR1, RCC_APB1ENR1_PWREN);
_BST(PWR->CR2, PWR_CR2_USV);
#elif defined(STM32F070xB)
/* set flash latency 1WS */
_BST(FLASH->ACR, FLASH_ACR_LATENCY);
/* use PLL 48MHz clock from 8Mhz HSI */
_BMD(RCC->CFGR,
RCC_CFGR_PLLMUL | RCC_CFGR_PLLSRC | RCC_CFGR_USBPRE,
RCC_CFGR_PLLMUL12 | RCC_CFGR_USBPRE);
_BST(RCC->CR, RCC_CR_PLLON);
_WBS(RCC->CR, RCC_CR_PLLRDY);
/* switch to PLL */
_BMD(RCC->CFGR, RCC_CFGR_SW, RCC_CFGR_SW_PLL);
_WVL(RCC->CFGR, RCC_CFGR_SWS, RCC_CFGR_SWS_PLL);
_BST(RCC->CFGR3, RCC_CFGR3_USBSW_PLLCLK);
#elif defined(STM32F042x6)
/* set flash latency 1WS */
_BST(FLASH->ACR, FLASH_ACR_LATENCY);
/* use HSI48 as clock incl. USB PHY clock, no PLL */
_BST(RCC->CR2, RCC_CR2_HSI48ON);
_WBS(RCC->CR2, RCC_CR2_HSI48RDY);
#elif defined(STM32G4)
/* using HSI16 as AHB/CPU clock, HSI48 as USB PHY clock */
_BST(RCC->CRRCR, RCC_CRRCR_HSI48ON);
_WBS(RCC->CRRCR, RCC_CRRCR_HSI48RDY);
#elif defined(STM32WB55xx)
/* using HSI16 as AHB/CPU clock, HSI48 as USB PHY clock */
_BST(RCC->CR, RCC_CR_HSION);
_WBS(RCC->CR, RCC_CR_HSIRDY);
_BMD(RCC->CFGR, RCC_CFGR_SW, (0x01UL << RCC_CFGR_SW_Pos)); // HSI16
_WVL(RCC->CFGR, RCC_CFGR_SWS, (0x01UL << RCC_CFGR_SWS_Pos));
_BST(RCC->CRRCR, RCC_CRRCR_HSI48ON);
_WBS(RCC->CRRCR, RCC_CRRCR_HSI48RDY);
_BMD(RCC->CCIPR, RCC_CCIPR_CLK48SEL, 0);
/* setup PA11 PA12 to AF10 (USB FS) */
_BST(RCC->AHB2ENR, RCC_AHB2ENR_GPIOAEN);
_BMD(GPIOA->MODER, (0x03 << 22) | (0x03 << 24), (0x02 << 22) | (0x02 << 24));
_BST(GPIOA->AFR[1], (0x0A << 12) | (0x0A << 16));
/* Disabling USB Vddusb power isolation. Vusb connected to Vdd */
_BST(PWR->CR2, PWR_CR2_USV);
#elif defined(STM32H743xx)
/* Enable USB supply */
_BST(PWR->CR3, PWR_CR3_SCUEN | PWR_CR3_LDOEN | PWR_CR3_USB33DEN);
/* Enable HSI48 and use as USB PHY clock */
_BST(RCC->CR, RCC_CR_HSI48ON);
_WBS(RCC->CR, RCC_CR_HSI48RDY);
_BMD(RCC->D2CCIP2R, RCC_D2CCIP2R_USBSEL, 3 << RCC_D2CCIP2R_USBSEL_Pos);
/* enabling GPIOA and setting PA11 and PA12 to AF10 (USB_FS) */
_BST(RCC->AHB4ENR, RCC_AHB4ENR_GPIOAEN);
_BMD(GPIOA->MODER, (0x03 << 22) | (0x03 << 24), (0x02 << 22) | (0x02 << 24));
_BST(GPIOA->AFR[1], (0x0A << 12) | (0x0A << 16));
#else
#error Not supported
#endif
}
void __libc_init_array(void) {
}
void SystemInit(void) {
cdc_init_rcc();
}
|
