blob: aa234717e5063bf9a86a02b7d5565bb29a44246f (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
|
// Licensed to the .NET Foundation under one or more agreements.
// The .NET Foundation licenses this file to you under the MIT license.
// See the LICENSE file in the project root for more information.
#if defined(_TARGET_X86_) || defined(_TARGET_AMD64_)
struct REGDISPLAY
{
PTR_UIntNative pRax;
PTR_UIntNative pRcx;
PTR_UIntNative pRdx;
PTR_UIntNative pRbx;
// pEsp;
PTR_UIntNative pRbp;
PTR_UIntNative pRsi;
PTR_UIntNative pRdi;
#ifdef _TARGET_AMD64_
PTR_UIntNative pR8;
PTR_UIntNative pR9;
PTR_UIntNative pR10;
PTR_UIntNative pR11;
PTR_UIntNative pR12;
PTR_UIntNative pR13;
PTR_UIntNative pR14;
PTR_UIntNative pR15;
#endif // _TARGET_AMD64_
UIntNative SP;
PTR_PCODE pIP;
PCODE IP;
#if defined(_TARGET_AMD64_) && !defined(UNIX_AMD64_ABI)
Fp128 Xmm[16-6]; // preserved xmm6..xmm15 regs for EH stackwalk
// these need to be unwound during a stack walk
// for EH, but not adjusted, so we only need
// their values, not their addresses
#endif // _TARGET_AMD64_ && !UNIX_AMD64_ABI
inline PCODE GetIP() { return IP; }
inline PTR_PCODE GetAddrOfIP() { return pIP; }
inline UIntNative GetSP() { return SP; }
inline UIntNative GetFP() { return *pRbp; }
inline UIntNative GetPP() { return *pRbx; }
inline void SetIP(PCODE IP) { this->IP = IP; }
inline void SetAddrOfIP(PTR_PCODE pIP) { this->pIP = pIP; }
inline void SetSP(UIntNative SP) { this->SP = SP; }
};
#elif defined(_TARGET_ARM_)
struct REGDISPLAY
{
PTR_UIntNative pR0;
PTR_UIntNative pR1;
PTR_UIntNative pR2;
PTR_UIntNative pR3;
PTR_UIntNative pR4;
PTR_UIntNative pR5;
PTR_UIntNative pR6;
PTR_UIntNative pR7;
PTR_UIntNative pR8;
PTR_UIntNative pR9;
PTR_UIntNative pR10;
PTR_UIntNative pR11;
PTR_UIntNative pR12;
PTR_UIntNative pLR;
UIntNative SP;
PTR_PCODE pIP;
PCODE IP;
UInt64 D[16-8]; // preserved D registers D8..D15 (note that D16-D31 are not preserved according to the ABI spec)
// these need to be unwound during a stack walk
// for EH, but not adjusted, so we only need
// their values, not their addresses
inline PCODE GetIP() { return IP; }
inline PTR_PCODE GetAddrOfIP() { return pIP; }
inline UIntNative GetSP() { return SP; }
inline UIntNative GetFP() { return *pR7; }
inline void SetIP(PCODE IP) { this->IP = IP; }
inline void SetAddrOfIP(PTR_PCODE pIP) { this->pIP = pIP; }
inline void SetSP(UIntNative SP) { this->SP = SP; }
};
#elif defined(_TARGET_ARM64_)
struct REGDISPLAY
{
PTR_UIntNative pX0;
PTR_UIntNative pX1;
PTR_UIntNative pX2;
PTR_UIntNative pX3;
PTR_UIntNative pX4;
PTR_UIntNative pX5;
PTR_UIntNative pX6;
PTR_UIntNative pX7;
PTR_UIntNative pX8;
PTR_UIntNative pX9;
PTR_UIntNative pX10;
PTR_UIntNative pX11;
PTR_UIntNative pX12;
PTR_UIntNative pX13;
PTR_UIntNative pX14;
PTR_UIntNative pX15;
PTR_UIntNative pX16;
PTR_UIntNative pX17;
PTR_UIntNative pX18;
PTR_UIntNative pX19;
PTR_UIntNative pX20;
PTR_UIntNative pX21;
PTR_UIntNative pX22;
PTR_UIntNative pX23;
PTR_UIntNative pX24;
PTR_UIntNative pX25;
PTR_UIntNative pX26;
PTR_UIntNative pX27;
PTR_UIntNative pX28;
PTR_UIntNative pFP; // X29
PTR_UIntNative pLR; // X30
UIntNative SP;
PTR_PCODE pIP;
PCODE IP;
UInt64 D[16-8]; // Only the bottom 64-bit value of the V registers V8..V15 needs to be preserved
// (V0-V7 and V16-V31 are not preserved according to the ABI spec).
// These need to be unwound during a stack walk
// for EH, but not adjusted, so we only need
// their values, not their addresses
inline PCODE GetIP() { return IP; }
inline PTR_PCODE GetAddrOfIP() { return pIP; }
inline UIntNative GetSP() { return SP; }
inline UIntNative GetFP() { return *pFP; }
inline void SetIP(PCODE IP) { this->IP = IP; }
inline void SetAddrOfIP(PTR_PCODE pIP) { this->pIP = pIP; }
inline void SetSP(UIntNative SP) { this->SP = SP; }
};
#elif defined(_TARGET_WASM_)
struct REGDISPLAY
{
// TODO: WebAssembly doesn't really have registers. What exactly do we need here?
UIntNative SP;
PTR_PCODE pIP;
PCODE IP;
inline PCODE GetIP() { return NULL; }
inline PTR_PCODE GetAddrOfIP() { return NULL; }
inline UIntNative GetSP() { return 0; }
inline UIntNative GetFP() { return 0; }
inline void SetIP(PCODE IP) { }
inline void SetAddrOfIP(PTR_PCODE pIP) { }
inline void SetSP(UIntNative SP) { }
};
#endif // _X86_ || _AMD64_ || _ARM_ || _ARM64_ || _WASM_
typedef REGDISPLAY * PREGDISPLAY;
|
