Welcome to mirror list, hosted at ThFree Co, Russian Federation.

dac_common.h « common « efm32 « libopencm3 « include - github.com/thirdpin/libopencm3.git - Unnamed repository; edit this file 'description' to name the repository.
summaryrefslogtreecommitdiff
blob: ff07d4fa1218528c69b22f3c912beb204e87de33 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
/*
 * This file is part of the libopencm3 project.
 *
 * Copyright (C) 2015 Kuldeep Singh Dhaka <kuldeepdhaka9@gmail.com>
 *
 * This library is free software: you can redistribute it and/or modify
 * it under the terms of the GNU Lesser General Public License as published by
 * the Free Software Foundation, either version 3 of the License, or
 * (at your option) any later version.
 *
 * This library is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU Lesser General Public License for more details.
 *
 * You should have received a copy of the GNU Lesser General Public License
 * along with this library.  If not, see <http://www.gnu.org/licenses/>.
 */

#ifndef LIBOPENCM3_EFM32_DAC_H
#define LIBOPENCM3_EFM32_DAC_H

#include <libopencm3/efm32/memorymap.h>
#include <libopencm3/cm3/common.h>
#include <libopencm3/efm32/prs.h>

#define DAC_CTRL(base)		MMIO32((base) + 0x00)
#define DAC_STATUS(base)	MMIO32((base) + 0x04)
#define DAC_CHx_CTRL(base, x)	MMIO32((base) + 0x08 + (0x04 * (x)))
#define DAC_CH0CTRL(base)	DAC_CHx_CTRL(base, 0)
#define DAC_CH1CTRL(base)	DAC_CHx_CTRL(base, 1)
#define DAC_IEN(base)		MMIO32((base) + 0x010)
#define DAC_IF(base)		MMIO32((base) + 0x014)
#define DAC_IFS(base)		MMIO32((base) + 0x018)
#define DAC_IFC(base)		MMIO32((base) + 0x01C)
#define DAC_CH0DATA(base)	MMIO32((base) + 0x020)
#define DAC_CH1DATA(base)	MMIO32((base) + 0x024)
#define DAC_COMBDATA(base)	MMIO32((base) + 0x028)
#define DAC_CAL(base)		MMIO32((base) + 0x02C)
#define DAC_BIASPROG(base)	MMIO32((base) + 0x030)
#define DAC_OPACTRL(base)	MMIO32((base) + 0x054)
#define DAC_OPAOFFSET(base) MMIO32((base) + 0x058)
#define DAC_OPA0MUX(base)	MMIO32((base) + 0x05C)
#define DAC_OPA1MUX(base)	MMIO32((base) + 0x060)
#define DAC_OPA2MUX(base)	MMIO32((base) + 0x064)

/* DAC_CTRL */
#define DAC_CTRL_REFRSEL_SHIFT		(20)
#define DAC_CTRL_REFRSEL_MASK		(0x3 << DAC_CTRL_REFRSEL_SHIFT)
#define DAC_CTRL_REFRSEL(v)			\
	(((v) << DAC_CTRL_REFRSEL_SHIFT) & DAC_CTRL_REFRSEL_MASK)
#define DAC_CTRL_REFRSEL_8CYCLES	0
#define DAC_CTRL_REFRSEL_16CYCLES	1
#define DAC_CTRL_REFRSEL_32CYCLES	2
#define DAC_CTRL_REFRSEL_64CYCLES	3

#define DAC_CTRL_PRESC_SHIFT		(16)
#define DAC_CTRL_PRESC_MASK		(0x7 << DAC_CTRL_PRESC_SHIFT)
#define DAC_CTRL_PRESC(v)		\
	(((v) << DAC_CTRL_PRESC_SHIFT) & DAC_CTRL_PRESC_MASK)
#define DAC_CTRL_PRESC_DIV1		0
#define DAC_CTRL_PRESC_DIV2		1
#define DAC_CTRL_PRESC_DIV4		2
#define DAC_CTRL_PRESC_DIV8		3
#define DAC_CTRL_PRESC_DIV16		4
#define DAC_CTRL_PRESC_DIV32		5
#define DAC_CTRL_PRESC_DIV64		6
#define DAC_CTRL_PRESC_DIV128		7
#define DAC_CTRL_PRESC_NODIV		DAC_CTRL_PRESC_DIV1

#define DAC_CTRL_REFSEL_SHIFT		(8)
#define DAC_CTRL_REFSEL_MASK		(0x3 << DAC_CTRL_REFSEL_SHIFT)
#define DAC_CTRL_REFSEL(v)		\
	(((v) << DAC_CTRL_REFSEL_SHIFT) & DAC_CTRL_REFSEL_MASK)
#define DAC_CTRL_REFSEL_1V25		0
#define DAC_CTRL_REFSEL_2V5		1
#define DAC_CTRL_REFSEL_VDD		2

#define DAC_CTRL_CH0PRESCRST		(1 << 7)
#define DAC_CTRL_OUTENPRS		(1 << 6)

#define DAC_CTRL_OUTMODE_SHIFT		(4)
#define DAC_CTRL_OUTMODE_MASK		(0x3 << DAC_CTRL_OUTMODE_SHIFT)
#define DAC_CTRL_OUTMODE(v)		\
	(((v) << DAC_CTRL_OUTMODE_SHIFT) & DAC_CTRL_OUTMODE_MASK)
#define DAC_CTRL_OUTMODE_DISABLE	0
#define DAC_CTRL_OUTMODE_PIN		1
#define DAC_CTRL_OUTMODE_ADC		2
#define DAC_CTRL_OUTMODE_PINADC		3

#define DAC_CTRL_CONVMODE_SHIFT		(2)
#define DAC_CTRL_CONVMODE_MASK		(0x3 << DAC_CTRL_CONVMODE_SHIFT)
#define DAC_CTRL_CONVMODE(v)		\
	(((v) << DAC_CTRL_CONVMODE_SHIFT) & DAC_CTRL_CONVMODE_MASK)
#define DAC_CTRL_CONVMODE_CONTINUOUS	0
#define DAC_CTRL_CONVMODE_SAMPLEHOLD	1
#define DAC_CTRL_CONVMODE_SAMPLEOFF	2

#define DAC_CTRL_SINMODE		(1 << 1)
#define DAC_CTRL_DIFF			(1 << 0)

/* DAC_STATUS */
#define DAC_STATUS_CH1DV		(1 << 1)
#define DAC_STATUS_CH0DV		(1 << 0)

/* DAC_CH_CTRL */
#define DAC_CH_CTRL_PRSSEL_SHIFT	(4)
#define DAC_CH_CTRL_PRSSEL_MASK		(0xF << DAC_CH_CTRL_PRSSEL_SHIFT)
#define DAC_CH_CTRL_PRSSEL(v)		\
	(((v) << DAC_CH_CTRL_PRSSEL_SHIFT) & DAC_CH_CTRL_PRSSEL_MASK)
#define DAC_CH_CTRL_PRSSEL_PRSCHx(x)	DAC_CH_CTRL_PRSSEL(x)
#define DAC_CH_CTRL_PRSSEL_PRSCH0	0
#define DAC_CH_CTRL_PRSSEL_PRSCH1	1
#define DAC_CH_CTRL_PRSSEL_PRSCH2	2
#define DAC_CH_CTRL_PRSSEL_PRSCH3	3
#define DAC_CH_CTRL_PRSSEL_PRSCH4	4
#define DAC_CH_CTRL_PRSSEL_PRSCH5	5
#define DAC_CH_CTRL_PRSSEL_PRSCH6	6
#define DAC_CH_CTRL_PRSSEL_PRSCH7	7
#define DAC_CH_CTRL_PRSSEL_PRSCH8	8
#define DAC_CH_CTRL_PRSSEL_PRSCH9	9
#define DAC_CH_CTRL_PRSSEL_PRSCH10	10
#define DAC_CH_CTRL_PRSSEL_PRSCH11	11

#define DAC_CH_CTRL_PRSEN	(1 << 2)
#define DAC_CH_CTRL_REFREN	(1 << 1)
#define DAC_CH_CTRL_EN		(1 << 0)

/* DAC_CH0CTRL */
#define DAC_CH0CTRL_PRSSEL_SHIFT	DAC_CH_CTRL_PRSSEL_SHIFT
#define DAC_CH0CTRL_PRSSEL_MASK		DAC_CH_CTRL_PRSSEL_MASK
#define DAC_CH0CTRL_PRSSEL(v)		DAC_CH_CTRL_PRSSEL(v)
#define DAC_CH0CTRL_PRSSEL_PRSCHx(x)	DAC_CH_CTRL_PRSSEL_PRSCHx(x)
#define DAC_CH0CTRL_PRSSEL_PRSCH0	DAC_CH0CTRL_PRSSEL_PRSCH0
#define DAC_CH0CTRL_PRSSEL_PRSCH1	DAC_CH_CTRL_PRSSEL_PRSCH1
#define DAC_CH0CTRL_PRSSEL_PRSCH2	DAC_CH_CTRL_PRSSEL_PRSCH2
#define DAC_CH0CTRL_PRSSEL_PRSCH3	DAC_CH_CTRL_PRSSEL_PRSCH3
#define DAC_CH0CTRL_PRSSEL_PRSCH4	DAC_CH_CTRL_PRSSEL_PRSCH4
#define DAC_CH0CTRL_PRSSEL_PRSCH5	DAC_CH_CTRL_PRSSEL_PRSCH5
#define DAC_CH0CTRL_PRSSEL_PRSCH6	DAC_CH_CTRL_PRSSEL_PRSCH6
#define DAC_CH0CTRL_PRSSEL_PRSCH7	DAC_CH_CTRL_PRSSEL_PRSCH7
#define DAC_CH0CTRL_PRSSEL_PRSCH8	DAC_CH_CTRL_PRSSEL_PRSCH8
#define DAC_CH0CTRL_PRSSEL_PRSCH9	DAC_CH_CTRL_PRSSEL_PRSCH9
#define DAC_CH0CTRL_PRSSEL_PRSCH10	DAC_CH_CTRL_PRSSEL_PRSCH10
#define DAC_CH0CTRL_PRSSEL_PRSCH11	DAC_CH_CTRL_PRSSEL_PRSCH11

#define DAC_CH0CTRL_PRSEN	DAC_CH_CTRL_PRSEN
#define DAC_CH0CTRL_REFREN	DAC_CH_CTRL_REFREN
#define DAC_CH0CTRL_EN		DAC_CH_CTRL_EN

/* DAC_CH1CTRL */
#define DAC_CH1CTRL_PRSSEL_SHIFT	DAC_CH_CTRL_PRSSEL_SHIFT
#define DAC_CH1CTRL_PRSSEL_MASK		DAC_CH_CTRL_PRSSEL_MASK
#define DAC_CH1CTRL_PRSSEL(v)		DAC_CH_CTRL_PRSSEL(v)
#define DAC_CH1CTRL_PRSSEL_PRSCHx(x)	DAC_CH_CTRL_PRSSEL_PRSCHx(x)
#define DAC_CH1CTRL_PRSSEL_PRSCH0	DAC_CH_CTRL_PRSSEL_PRSCH0
#define DAC_CH1CTRL_PRSSEL_PRSCH1	DAC_CH_CTRL_PRSSEL_PRSCH1
#define DAC_CH1CTRL_PRSSEL_PRSCH2	DAC_CH_CTRL_PRSSEL_PRSCH2
#define DAC_CH1CTRL_PRSSEL_PRSCH3	DAC_CH_CTRL_PRSSEL_PRSCH3
#define DAC_CH1CTRL_PRSSEL_PRSCH4	DAC_CH_CTRL_PRSSEL_PRSCH4
#define DAC_CH1CTRL_PRSSEL_PRSCH5	DAC_CH_CTRL_PRSSEL_PRSCH5
#define DAC_CH1CTRL_PRSSEL_PRSCH6	DAC_CH_CTRL_PRSSEL_PRSCH6
#define DAC_CH1CTRL_PRSSEL_PRSCH7	DAC_CH_CTRL_PRSSEL_PRSCH7
#define DAC_CH1CTRL_PRSSEL_PRSCH8	DAC_CH_CTRL_PRSSEL_PRSCH8
#define DAC_CH1CTRL_PRSSEL_PRSCH9	DAC_CH_CTRL_PRSSEL_PRSCH9
#define DAC_CH1CTRL_PRSSEL_PRSCH10	DAC_CH_CTRL_PRSSEL_PRSCH10
#define DAC_CH1CTRL_PRSSEL_PRSCH11	DAC_CH_CTRL_PRSSEL_PRSCH11

#define DAC_CH1CTRL_PRSEN	DAC_CH_CTRL_PRSEN
#define DAC_CH1CTRL_REFREN	DAC_CH_CTRL_REFREN
#define DAC_CH1CTRL_EN		DAC_CH_CTRL_EN

/* DAC_IEN */
#define DAC_IEN_CH1UF	(5 << 0)
#define DAC_IEN_CH0UF	(4 << 0)
#define DAC_IEN_CH1	(1 << 1)
#define DAC_IEN_CH0	(1 << 0)

/* DAC_IF */
#define DAC_IF_CH1UF	(5 << 0)
#define DAC_IF_CH0UF	(4 << 0)
#define DAC_IF_CH1	(1 << 1)
#define DAC_IF_CH0	(1 << 0)

/* DAC_IFS */
#define DAC_IFS_CH1UF	(5 << 0)
#define DAC_IFS_CH0UF	(4 << 0)
#define DAC_IFS_CH1	(1 << 1)
#define DAC_IFS_CH0	(1 << 0)

/* DAC_IFC */
#define DAC_IFC_CH1UF	(5 << 0)
#define DAC_IFC_CH0UF	(4 << 0)
#define DAC_IFC_CH1	(1 << 1)
#define DAC_IFC_CH0	(1 << 0)

/* DAC_CAL */
#define DAC_CAL_GAIN_SHIFT	(16)
#define DAC_CAL_GAIN_MASK	(0x7F << DAC_CAL_GAIN_SHIFT)
#define DAC_CAL_GAIN(v)		\
	(((v) << DAC_CAL_GAIN_SHIFT) & DAC_CAL_GAIN_MASK)

#define DAC_CAL_CH1OFFSET_SHIFT	(8)
#define DAC_CAL_CH1OFFSET_MASK	(0x3F << DAC_CAL_CH1OFFSET_SHIFT)
#define DAC_CAL_CH1OFFSET(v)	\
	(((v) << DAC_CAL_CH1OFFSET_SHIFT) & DAC_CAL_CH1OFFSET_MASK)

#define DAC_CAL_CH0OFFSET_SHIFT	(0)
#define DAC_CAL_CH0OFFSET_MASK	(0x3F << DAC_CAL_CH0OFFSET_SHIFT)
#define DAC_CAL_CH0OFFSET(v)	\
	(((v) << DAC_CAL_CH0OFFSET_SHIFT) & DAC_CAL_CH0OFFSET_MASK)

/* DAC_BIASPROG */
#define DAC_BIASPROG_OPA2HALFBIAS	(1 << 14)

#define DAC_BIASPROG_OPA2BIASPROG_SHIFT	(8)
#define DAC_BIASPROG_OPA2BIASPROG_MASK	(0xF << DAC_BIASPROG_OPA2BIASPROG_SHIFT)
#define DAC_BIASPROG_OPA2BIASPROG(v)		\
	((((v) << DAC_BIASPROG_OPA2BIASPROG_SHIFT)) & \
	DAC_BIASPROG_OPA2BIASPROG_MASK)

#define DAC_BIASPROG_HALFBIAS		(1 << 6)

#define DAC_BIASPROG_BIASPROG_SHIFT	(0)
#define DAC_BIASPROG_BIASPROG_MASK	(0xF << DAC_BIASPROG_BIASPROG_SHIFT)
#define DAC_BIASPROG_BIASPROG(v)	\
	((((v) << DAC_BIASPROG_BIASPROG_SHIFT)) & DAC_BIASPROG_BIASPROG_MASK)

/* DAC_OPACTRL */
#define DAC_OPACTRL_OPA2SHORT		(1 << 24)
#define DAC_OPACTRL_OPA1SHORT		(1 << 23)
#define DAC_OPACTRL_OPA0SHORT		(1 << 22)

#define DAC_OPACTRL_OPA2LPFDIS_SHIFT	(16)
#define DAC_OPACTRL_OPA2LPFDIS_MASK	(0x3 << DAC_OPACTRL_OPA2LPFDIS_SHIFT)
#define DAC_OPACTRL_OPA2LPFDIS(v)	\
	(((v) << DAC_OPACTRL_OPA2LPFDIS_SHIFT) & DAC_OPACTRL_OPA2LPFDIS_MASK)
#define DAC_OPACTRL_OPA2LPFDIS_PLPFDIS	0b01
#define DAC_OPACTRL_OPA2LPFDIS_NLPFDIS	0b10

#define DAC_OPACTRL_OPA1LPFDIS_SHIFT	(14)
#define DAC_OPACTRL_OPA1LPFDIS_MASK	(0x3 << DAC_OPACTRL_OPA1LPFDIS_SHIFT)
#define DAC_OPACTRL_OPA1LPFDIS(v)	\
	(((v) << DAC_OPACTRL_OPA1LPFDIS_SHIFT) & DAC_OPACTRL_OPA1LPFDIS_MASK)
#define DAC_OPACTRL_OPA1LPFDIS_PLPFDIS	0b01
#define DAC_OPACTRL_OPA1LPFDIS_NLPFDIS	0b10

#define DAC_OPACTRL_OPA0LPFDIS_SHIFT	(14)
#define DAC_OPACTRL_OPA0LPFDIS_MASK	(0x3 << DAC_OPACTRL_OPA0LPFDIS_SHIFT)
#define DAC_OPACTRL_OPA0LPFDIS(v)	\
	(((v) << DAC_OPACTRL_OPA0LPFDIS_SHIFT) & DAC_OPACTRL_OPA0LPFDIS_MASK)
#define DAC_OPACTRL_OPA0LPFDIS_PLPFDIS	0b01
#define DAC_OPACTRL_OPA0LPFDIS_NLPFDIS	0b10

#define DAC_OPACTRL_OPA2HCMDIS		(1 << 8)
#define DAC_OPACTRL_OPA1HCMDIS		(1 << 7)
#define DAC_OPACTRL_OPA0HCMDIS		(1 << 6)

#define DAC_OPACTRL_OPA2EN		(1 << 2)
#define DAC_OPACTRL_OPA1EN		(1 << 1)
#define DAC_OPACTRL_OPA0EN		(1 << 0)

/* DAC_OPA0MUX */
#define DAC_OPA0MUX_RESSEL_SHIFT	(28)
#define DAC_OPA0MUX_RESSEL_MASK		(0x7 << DAC_OPA0MUX_RESSEL_SHIFT)
#define DAC_OPA0MUX_RESSEL_RESSEL(v)	\
	((((v) << DAC_OPA0MUX_RESSEL_SHIFT)) & DAC_OPA0MUX_RESSEL_MASK)
#define DAC_OPA0MUX_RESSEL_RESSEL_RESx(x)	DAC_OPA0MUX_RESSEL_RESSEL(x)
#define DAC_OPA0MUX_RESSEL_RESSEL_RES0	DAC_OPA0MUX_RESSEL_RESSEL_RESx(0)
#define DAC_OPA0MUX_RESSEL_RESSEL_RES1	DAC_OPA0MUX_RESSEL_RESSEL_RESx(1)
#define DAC_OPA0MUX_RESSEL_RESSEL_RES2	DAC_OPA0MUX_RESSEL_RESSEL_RESx(2)
#define DAC_OPA0MUX_RESSEL_RESSEL_RES3	DAC_OPA0MUX_RESSEL_RESSEL_RESx(3)
#define DAC_OPA0MUX_RESSEL_RESSEL_RES4	DAC_OPA0MUX_RESSEL_RESSEL_RESx(4)
#define DAC_OPA0MUX_RESSEL_RESSEL_RES5	DAC_OPA0MUX_RESSEL_RESSEL_RESx(5)
#define DAC_OPA0MUX_RESSEL_RESSEL_RES6	DAC_OPA0MUX_RESSEL_RESSEL_RESx(6)
#define DAC_OPA0MUX_RESSEL_RESSEL_RES7	DAC_OPA0MUX_RESSEL_RESSEL_RESx(7)

#define DAC_OPA0MUX_NEXTOUT		(1 << 26)

#define DAC_OPA0MUX_OUTMODE_SHIFT	(22)
#define DAC_OPA0MUX_OUTMODE_MASK	(0x3 << DAC_OPA0MUX_OUTMODE_SHIFT)
#define DAC_OPA0MUX_OUTMODE(v)		\
	(((v) << DAC_OPA0MUX_OUTMODE_SHIFT) & DAC_OPA0MUX_OUTMODE_MASK)
#define DAC_OPA0MUX_OUTMODE_DISABLE	0
#define DAC_OPA0MUX_OUTMODE_MAIN	1
#define DAC_OPA0MUX_OUTMODE_ALT		2
#define DAC_OPA0MUX_OUTMODE_ALL		3

#define DAC_OPA0MUX_OUTPEN_SHIFT	(18)
#define DAC_OPA0MUX_OUTPEN_MASK		(0x1F << DAC_OPA0MUX_OUTPEN_SHIFT)
#define DAC_OPA0MUX_OUTPEN(v)		\
	(((v) << DAC_OPA0MUX_OUTPEN_SHIFT) & DAC_OPA0MUX_OUTPEN_MASK)
#define DAC_OPA0MUX_OUTPEN_OUT0		DAC_OPA0MUX_OUTPEN(1 << 0)
#define DAC_OPA0MUX_OUTPEN_OUT1		DAC_OPA0MUX_OUTPEN(1 << 1)
#define DAC_OPA0MUX_OUTPEN_OUT2		DAC_OPA0MUX_OUTPEN(1 << 2)
#define DAC_OPA0MUX_OUTPEN_OUT3		DAC_OPA0MUX_OUTPEN(1 << 3)
#define DAC_OPA0MUX_OUTPEN_OUT4		DAC_OPA0MUX_OUTPEN(1 << 4)

#define DAC_OPA0MUX_NPEN		(1 << 13)
#define DAC_OPA0MUX_PPEN		(1 << 12)

#define DAC_OPA0MUX_RESINMUX_SHIFT	(8)
#define DAC_OPA0MUX_RESINMUX_MASK	(0x7 << DAC_OPA0MUX_RESINMUX_SHIFT)
#define DAC_OPA0MUX_RESINMUX(v)		\
	(((v) << DAC_OPA0MUX_RESINMUX_SHIFT) & DAC_OPA0MUX_RESINMUX_MASK)
#define DAC_OPA0MUX_RESINMUX_DISABLE	0
#define DAC_OPA0MUX_RESINMUX_OPA0INP	1
#define DAC_OPA0MUX_RESINMUX_NEGPAD	2
#define DAC_OPA0MUX_RESINMUX_POSPAD	3
#define DAC_OPA0MUX_RESINMUX_VSS	4

#define DAC_OPA0MUX_NEGSEL_SHIFT	(4)
#define DAC_OPA0MUX_NEGSEL_MASK		(0x3 << DAC_OPA0MUX_NEGSEL_SHIFT)
#define DAC_OPA0MUX_NEGSEL(v)		\
	(((v) << DAC_OPA0MUX_NEGSEL_SHIFT) & DAC_OPA0MUX_NEGSEL_MASK)
#define DAC_OPA0MUX_NEGSEL_DISABLE	0
#define DAC_OPA0MUX_NEGSEL_UG		1
#define DAC_OPA0MUX_NEGSEL_OPATAP	2
#define DAC_OPA0MUX_NEGSEL_NEGPAD	3

#define DAC_OPA0MUX_POSSEL_SHIFT	(0)
#define DAC_OPA0MUX_POSSEL_MASK		(0x7 << DAC_OPA0MUX_POSSEL_SHIFT)
#define DAC_OPA0MUX_POSSEL(v)		\
	(((v) << DAC_OPA0MUX_POSSEL_SHIFT) & DAC_OPA0MUX_POSSEL_MASK)
#define DAC_OPA0MUX_POSSEL_DISABLE	0
#define DAC_OPA0MUX_POSSEL_DAC		1
#define DAC_OPA0MUX_POSSEL_POSPAD	2
#define DAC_OPA0MUX_POSSEL_OPA0INP	3
#define DAC_OPA0MUX_POSSEL_OPATAP	4

/* DAC_OPA1MUX */
#define DAC_OPA1MUX_RESSEL_SHIFT	(28)
#define DAC_OPA1MUX_RESSEL_MASK		(0x7 << DAC_OPA1MUX_RESSEL_SHIFT)
#define DAC_OPA1MUX_RESSEL_RESSEL(v)	\
	((((v) << DAC_OPA1MUX_RESSEL_SHIFT)) & DAC_OPA1MUX_RESSEL_MASK)
#define DAC_OPA1MUX_RESSEL_RESSEL_RESx(x)	DAC_OPA1MUX_RESSEL_RESSEL(x)
#define DAC_OPA1MUX_RESSEL_RESSEL_RES0	DAC_OPA1MUX_RESSEL_RESSEL_RESx(0)
#define DAC_OPA1MUX_RESSEL_RESSEL_RES1	DAC_OPA1MUX_RESSEL_RESSEL_RESx(1)
#define DAC_OPA1MUX_RESSEL_RESSEL_RES2	DAC_OPA1MUX_RESSEL_RESSEL_RESx(2)
#define DAC_OPA1MUX_RESSEL_RESSEL_RES3	DAC_OPA1MUX_RESSEL_RESSEL_RESx(3)
#define DAC_OPA1MUX_RESSEL_RESSEL_RES4	DAC_OPA1MUX_RESSEL_RESSEL_RESx(4)
#define DAC_OPA1MUX_RESSEL_RESSEL_RES5	DAC_OPA1MUX_RESSEL_RESSEL_RESx(5)
#define DAC_OPA1MUX_RESSEL_RESSEL_RES6	DAC_OPA1MUX_RESSEL_RESSEL_RESx(6)
#define DAC_OPA1MUX_RESSEL_RESSEL_RES7	DAC_OPA1MUX_RESSEL_RESSEL_RESx(7)

#define DAC_OPA1MUX_NEXTOUT	(1 << 26)

#define DAC_OPA1MUX_OUTMODE_SHIFT	(22)
#define DAC_OPA1MUX_OUTMODE_MASK	(0x3 << DAC_OPA1MUX_OUTMODE_SHIFT)
#define DAC_OPA1MUX_OUTMODE(v)		\
	(((v) << DAC_OPA1MUX_OUTMODE_SHIFT) & DAC_OPA1MUX_OUTMODE_MASK)
#define DAC_OPA1MUX_OUTMODE_DISABLE	0
#define DAC_OPA1MUX_OUTMODE_MAIN	1
#define DAC_OPA1MUX_OUTMODE_ALT		2
#define DAC_OPA1MUX_OUTMODE_ALL		3

#define DAC_OPA1MUX_OUTPEN_SHIFT	(18)
#define DAC_OPA1MUX_OUTPEN_MASK		(0x1F << DAC_OPA1MUX_OUTPEN_SHIFT)
#define DAC_OPA1MUX_OUTPEN(v)		\
	(((v) << DAC_OPA1MUX_OUTPEN_SHIFT) & DAC_OPA1MUX_OUTPEN_MASK)
#define DAC_OPA1MUX_OUTPEN_OUT0		DAC_OPA1MUX_OUTPEN(1 << 0)
#define DAC_OPA1MUX_OUTPEN_OUT1		DAC_OPA1MUX_OUTPEN(1 << 1)
#define DAC_OPA1MUX_OUTPEN_OUT2		DAC_OPA1MUX_OUTPEN(1 << 2)
#define DAC_OPA1MUX_OUTPEN_OUT3		DAC_OPA1MUX_OUTPEN(1 << 3)
#define DAC_OPA1MUX_OUTPEN_OUT4		DAC_OPA1MUX_OUTPEN(1 << 4)

#define DAC_OPA1MUX_NPEN		(1 << 13)
#define DAC_OPA1MUX_PPEN		(1 << 12)

#define DAC_OPA1MUX_RESINMUX_SHIFT	(8)
#define DAC_OPA1MUX_RESINMUX_MASK	(0x7 << DAC_OPA1MUX_RESINMUX_SHIFT)
#define DAC_OPA1MUX_RESINMUX(v)		\
	(((v) << DAC_OPA1MUX_RESINMUX_SHIFT) & DAC_OPA1MUX_RESINMUX_MASK)
#define DAC_OPA1MUX_RESINMUX_DISABLE	0
#define DAC_OPA1MUX_RESINMUX_OPA0INP	1
#define DAC_OPA1MUX_RESINMUX_NEGPAD	2
#define DAC_OPA1MUX_RESINMUX_POSPAD	3
#define DAC_OPA1MUX_RESINMUX_VSS	4

#define DAC_OPA1MUX_NEGSEL_SHIFT	(4)
#define DAC_OPA1MUX_NEGSEL_MASK		(0x3 << DAC_OPA1MUX_NEGSEL_SHIFT)
#define DAC_OPA1MUX_NEGSEL(v)		\
	(((v) << DAC_OPA1MUX_NEGSEL_SHIFT) & DAC_OPA1MUX_NEGSEL_MASK)
#define DAC_OPA1MUX_NEGSEL_DISABLE	0
#define DAC_OPA1MUX_NEGSEL_UG		1
#define DAC_OPA1MUX_NEGSEL_OPATAP	2
#define DAC_OPA1MUX_NEGSEL_NEGPAD	3

#define DAC_OPA1MUX_POSSEL_SHIFT	(0)
#define DAC_OPA1MUX_POSSEL_MASK		(0x7 << DAC_OPA1MUX_POSSEL_SHIFT)
#define DAC_OPA1MUX_POSSEL(v)		\
	(((v) << DAC_OPA1MUX_POSSEL_SHIFT) & DAC_OPA1MUX_POSSEL_MASK)
#define DAC_OPA1MUX_POSSEL_DISABLE	0
#define DAC_OPA1MUX_POSSEL_DAC		1
#define DAC_OPA1MUX_POSSEL_POSPAD	2
#define DAC_OPA1MUX_POSSEL_OPA0INP	3
#define DAC_OPA1MUX_POSSEL_OPATAP	4


/* DAC_OPA2MUX */
#define DAC_OPA2MUX_RESSEL_SHIFT	(28)
#define DAC_OPA2MUX_RESSEL_MASK		(0x7 << DAC_OPA2MUX_RESSEL_SHIFT)
#define DAC_OPA2MUX_RESSEL_RESSEL(v)	\
	((((v) << DAC_OPA2MUX_RESSEL_SHIFT)) & DAC_OPA2MUX_RESSEL_MASK)
#define DAC_OPA2MUX_RESSEL_RESSEL_RESx(x)	DAC_OPA2MUX_RESSEL_RESSEL(x)
#define DAC_OPA2MUX_RESSEL_RESSEL_RES0	DAC_OPA2MUX_RESSEL_RESSEL_RESx(0)
#define DAC_OPA2MUX_RESSEL_RESSEL_RES1	DAC_OPA2MUX_RESSEL_RESSEL_RESx(1)
#define DAC_OPA2MUX_RESSEL_RESSEL_RES2	DAC_OPA2MUX_RESSEL_RESSEL_RESx(2)
#define DAC_OPA2MUX_RESSEL_RESSEL_RES3	DAC_OPA2MUX_RESSEL_RESSEL_RESx(3)
#define DAC_OPA2MUX_RESSEL_RESSEL_RES4	DAC_OPA2MUX_RESSEL_RESSEL_RESx(4)
#define DAC_OPA2MUX_RESSEL_RESSEL_RES5	DAC_OPA2MUX_RESSEL_RESSEL_RESx(5)
#define DAC_OPA2MUX_RESSEL_RESSEL_RES6	DAC_OPA2MUX_RESSEL_RESSEL_RESx(6)
#define DAC_OPA2MUX_RESSEL_RESSEL_RES7	DAC_OPA2MUX_RESSEL_RESSEL_RESx(7)

#define DAC_OPA2MUX_NEXTOUT	(1 << 26)

#define DAC_OPA2MUX_OUTMODE	(1 << 22)

#define DAC_OPA2MUX_OUTPEN_SHIFT	(14)
#define DAC_OPA2MUX_OUTPEN_MASK		(0x3 << DAC_OPA2MUX_OUTPEN_SHIFT)
#define DAC_OPA2MUX_OUTPEN(v)		\
	(((v) << DAC_OPA2MUX_OUTPEN_SHIFT) & DAC_OPA2MUX_OUTPEN_MASK)
#define DAC_OPA2MUX_OUTPEN_OUT0		0
#define DAC_OPA2MUX_OUTPEN_OUT1		1

#define DAC_OPA2MUX_NPEN	(1 << 13)
#define DAC_OPA2MUX_PPEN	(1 << 12)

#define DAC_OPA2MUX_RESINMUX_SHIFT	(8)
#define DAC_OPA2MUX_RESINMUX_MASK	(0x7 << DAC_OPA2MUX_RESINMUX_SHIFT)
#define DAC_OPA2MUX_RESINMUX(v)		\
	(((v) << DAC_OPA2MUX_RESINMUX_SHIFT) & DAC_OPA2MUX_RESINMUX_MASK)
#define DAC_OPA2MUX_RESINMUX_DISABLE	0
#define DAC_OPA2MUX_RESINMUX_OPA1INP	1
#define DAC_OPA2MUX_RESINMUX_NEGPAD		2
#define DAC_OPA2MUX_RESINMUX_POSPAD		3
#define DAC_OPA2MUX_RESINMUX_VSS		4

#define DAC_OPA2MUX_NEGSEL_SHIFT	(4)
#define DAC_OPA2MUX_NEGSEL_MASK		(0x3 << DAC_OPA2MUX_NEGSEL_SHIFT)
#define DAC_OPA2MUX_NEGSEL(v)		\
	(((v) << DAC_OPA2MUX_NEGSEL_SHIFT) & DAC_OPA2MUX_NEGSEL_MASK)
#define DAC_OPA2MUX_NEGSEL_DISABLE	0
#define DAC_OPA2MUX_NEGSEL_UG		1
#define DAC_OPA2MUX_NEGSEL_OPATAP	2
#define DAC_OPA2MUX_NEGSEL_NEGPAD	3

#define DAC_OPA2MUX_POSSEL_SHIFT	(0)
#define DAC_OPA2MUX_POSSEL_MASK		(0x7 << DAC_OPA2MUX_POSSEL_SHIFT)
#define DAC_OPA2MUX_POSSEL(v)		\
	(((v) << DAC_OPA2MUX_POSSEL_SHIFT) & DAC_OPA2MUX_POSSEL_MASK)
#define DAC_OPA2MUX_POSSEL_DISABLE	0
#define DAC_OPA2MUX_POSSEL_DAC		1
#define DAC_OPA2MUX_POSSEL_POSPAD	2
#define DAC_OPA2MUX_POSSEL_OPA1INP	3
#define DAC_OPA2MUX_POSSEL_OPATAP	4

/* DAC0 */
#define DAC0			DAC0_BASE
#define DAC0_CTRL		DAC_CTRL(DAC0)
#define DAC0_STATUS		DAC_STATUS(DAC0)
#define DAC0_CH0CTRL		DAC_CH0CTRL(DAC0)
#define DAC0_CH1CTRL		DAC_CH1CTRL(DAC0)
#define DAC0_IEN		DAC_IEN(DAC0)
#define DAC0_IF			DAC_IF(DAC0)
#define DAC0_IFS		DAC_IFS(DAC0)
#define DAC0_IFC		DAC_IFC(DAC0)
#define DAC0_CH0DATA		DAC_CH0DATA(DAC0)
#define DAC0_CH1DATA		DAC_CH1DATA(DAC0)
#define DAC0_COMBDATA		DAC_COMBDATA(DAC0)
#define DAC0_CAL		DAC_CAL(DAC0)
#define DAC0_BIASPROG		DAC_BIASPROG(DAC0)
#define DAC0_OPACTRL		DAC_OPACTRL(DAC0)
#define DAC0_OPAOFFSET		DAC_OPAOFFSET(DAC0)
#define DAC0_OPAOFFSET		DAC_OPAOFFSET(DAC0)
#define DAC0_OPA1MUX		DAC_OPA1MUX(DAC0)
#define DAC0_OPA2MUX		DAC_OPA2MUX(DAC0)

/** @defgroup dac_ch DAC Channel Number
@ingroup dac_defines

@{*/
enum dac_ch {
	DAC_CH0 = 0,
	DAC_CH1
};
/**@}*/

BEGIN_DECLS

void dac_set_refresh_cycle(uint32_t dac_base, uint32_t refrsel);
void dac_set_clock_prescaler(uint32_t dac_base, uint32_t presc);
void dac_set_reference(uint32_t dac_base, uint32_t refsel);
void dac_set_out_mode(uint32_t dac_base, uint32_t outmode);
void dac_set_conversion_mode(uint32_t dac_base, uint32_t convmode);
void dac_enable_sine(uint32_t dac_base);
void dac_disable_sine(uint32_t dac_base);

void dac_set_prs_trigger(uint32_t dac_base, enum dac_ch dac_chan,
		enum prs_ch prs_chan);
void dac_enable_prs_trigger(uint32_t dac_base, enum dac_ch ch);
void dac_disable_prs_trigger(uint32_t dac_base, enum dac_ch ch);
void dac_enable_auto_refresh(uint32_t dac_base, enum dac_ch ch);
void dac_disable_auto_refresh(uint32_t dac_base, enum dac_ch ch);

void dac_enable_channel(uint32_t dac_base, enum dac_ch ch);
void dac_disable_channel(uint32_t dac_base, enum dac_ch ch);

END_DECLS

#endif