Welcome to
mirror list
, hosted at
ThFree Co
, Russian Federation.
github.com/torvalds/linux.git - Unnamed repository; edit this file 'description' to name the repository.
index
:
github.com/torvalds/linux.git
master
Unnamed repository; edit this file 'description' to name the repository.
www-data
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
drivers
/
clk
/
pistachio
Age
Commit message (
Expand
)
Author
2022-09-29
clk: pistachio: Fix initconst confusion
Andi Kleen
2022-02-26
clk: pistachio: Declare mux table as const u32[]
Jonathan Neuschäfer
2021-08-12
clk: pistachio: Make it selectable for generic MIPS kernel
Jiaxun Yang
2019-06-05
treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 422
Thomas Gleixner
2019-05-21
treewide: Add SPDX license identifier - Makefile/Kconfig
Thomas Gleixner
2018-11-06
clk: pistachio: constify clk_ops structures
Julia Lawall
2015-08-26
clk: pistachio: correct critical clock list
Damien.Horsley
2015-08-26
clk: pistachio: Fix PLL rate calculation in integer mode
Zdenko Pulitika
2015-08-26
clk: pistachio: Fix override of clk-pll settings from boot loader
Zdenko Pulitika
2015-08-26
clk: pistachio: Fix 32bit integer overflows
Zdenko Pulitika
2015-08-25
clk: Convert __clk_get_name(hw->clk) to clk_hw_get_name(hw)
Stephen Boyd
2015-07-20
clk: pistachio: Include clk.h
Stephen Boyd
2015-06-04
clk: pistachio: Add sanity checks on PLL configuration
Kevin Cernekee
2015-06-04
clk: pistachio: Lock the PLL when enabled upon rate change
Ezequiel Garcia
2015-06-04
clk: pistachio: Add a pll_lock() helper for clarity
Ezequiel Garcia
2015-03-31
CLK: Pistachio: Register external clock gates
Andrew Bresticker
2015-03-31
CLK: Pistachio: Register system interface gate clocks
Andrew Bresticker
2015-03-31
CLK: Pistachio: Register peripheral clocks
Andrew Bresticker
2015-03-31
CLK: Pistachio: Register core clocks
Andrew Bresticker
2015-03-31
CLK: Pistachio: Add PLL driver
Andrew Bresticker
2015-03-31
CLK: Add basic infrastructure for Pistachio clocks
Andrew Bresticker