Welcome to mirror list, hosted at ThFree Co, Russian Federation.

gitlab.xiph.org/xiph/opus.git - Unnamed repository; edit this file 'description' to name the repository.
summaryrefslogtreecommitdiff
AgeCommit message (Collapse)Author
2023-11-07Remove useless latent/state dimensionsexp_rdovae_stats1Jean-Marc Valin
2023-11-07Split RDOVAE stats in two (latents + states)Jean-Marc Valin
2023-11-06DRED: quantize r and p0 parameters with 8 bitsJean-Marc Valin
Only code non-degenerate symbols, which makes the encoder faster
2023-11-06Vectorize DRED quantizationJean-Marc Valin
2023-11-04Match silenced overflow checks in the sse4.1 versionFelicia Lim
Update silk/x86/NSQ_del_dec_sse4_1.c to match the remaining silk/NSQ_del_dec.c changes made in https://gitlab.xiph.org/xiph/opus/-/commit/c913dc38 Signed-off-by: Jean-Marc Valin <jmvalin@jmvalin.ca>
2023-11-03Silence some overflow checksFelicia Lim
Co-authored-by: James Zern <jzern@google.com>
2023-11-03Vectorizing sgemv for multiples of 4 with SSEJean-Marc Valin
2023-11-03Fix silly bug in CELT Deep PLCJean-Marc Valin
2023-11-03Fix CELT PLC for single packet between lossesJean-Marc Valin
Avoids switching to CNG unless we just have a "refresh packet"
2023-11-02updated moc methodJan Buethe
2023-10-30Don't try to use models that aren't loadedJean-Marc Valin
2023-10-30Speed up general case for float matrix multiplyJean-Marc Valin
2023-10-30Don't use reserved identifiers for include guardsJean-Marc Valin
2023-10-30Update blob loading codeJean-Marc Valin
2023-10-29Use log approximation when possibleJean-Marc Valin
2023-10-29Reusing already-optimized celt_fir()Jean-Marc Valin
2023-10-29Silence some warningsJean-Marc Valin
Including removing useless code
2023-10-29Pitch and fargan model updatesJean-Marc Valin
Removing one of the 2d conv layers for pitch estimation reduces complexity without noticeable degradation. FARGAN model has more adversarial training. Also, no need for the double precision in the low-pass filter.
2023-10-27Fix CELT deep PLC bugsJean-Marc Valin
The sinc filter offset was incorrectly handled. Since it perfectly compensates for the analysis offset, nothing has to be done. Also, the preemphasis memory was never initialized.
2023-10-24cleanupJean-Marc Valin
2023-10-24Slightly more continuous analysisJean-Marc Valin
2023-10-21Removing more useless codeJean-Marc Valin
2023-10-21Stop using tansig_table.h (both copies)Jean-Marc Valin
2023-10-21CleanupJean-Marc Valin
2023-10-21nnet.h no longer needs to #include "vec.h"Jean-Marc Valin
2023-10-20more cleanupJean-Marc Valin
2023-10-20Remove unneeded functions in nnet.cJean-Marc Valin
2023-10-20Quantizing pitchdnn and rdovae weightsJean-Marc Valin
2023-10-20added 16kHz version of opus_compare in pythonJan Buethe
2023-10-20finalized quantization option in export_rdovae_weights.pyJan Buethe
2023-10-20Doing some unrolling on ARM/NeonJean-Marc Valin
2023-10-20Unroll the 3x3 convolution caseJean-Marc Valin
Gets us about 2x speedup on x86
2023-10-19Marking RDOVAE layers to quantizeJean-Marc Valin
2023-10-19prepared quantization implementation for DREDJan Buethe
2023-10-19restructured osce readmeJan Buethe
2023-10-19added LACE/NoLACE checkpoint URLJan Buethe
2023-10-19Support OPUS_SET_COMPLEXITY() on decoder sideJean-Marc Valin
Controls whether deep PLC is enabled
2023-10-19Avoiding work on the PLC update sideJean-Marc Valin
Shift computation to concealment
2023-10-19Simplifying the DRED/PLC codeJean-Marc Valin
2023-10-18Don't call the libm tanh()Jean-Marc Valin
2023-10-18Making the build possible without the modelsJean-Marc Valin
No dependency on the data files if no DNN code enabled
2023-10-17Default to int8 matrix multiplies when availableJean-Marc Valin
2023-10-17oopsJean-Marc Valin
2023-10-17Fix testsJean-Marc Valin
2023-10-17Remove references to kiss99Jean-Marc Valin
2023-10-17Finish removing LPCNetJean-Marc Valin
And references to nnet_data.h
2023-10-16Force Deep PLC on when enabling DREDJean-Marc Valin
2023-10-15update weight blob codeexp_fargan_plc3Jean-Marc Valin
2023-10-15Default Deep PLC/DRED to offJean-Marc Valin
2023-10-15Only compile PLC/DRED conditionallyJean-Marc Valin
generated by cgit v1.2.3 (git 2.25.1) at 2024-06-13 14:02:32 +0300