Welcome to mirror list, hosted at ThFree Co, Russian Federation.

gitlab.xiph.org/xiph/opus.git - Unnamed repository; edit this file 'description' to name the repository.
summaryrefslogtreecommitdiff
path: root/silk
AgeCommit message (Expand)Author
2023-06-16Making sure we don't bust the DRED bufferJean-Marc Valin
2023-06-16Controlling DRED on the encode sideJean-Marc Valin
2023-06-16Splitting up DRED encodingJean-Marc Valin
2023-06-16Fix DRED segfaultJean-Marc Valin
2023-06-16Should handle mixes of PLC and DREDJean-Marc Valin
2023-06-16DRED: First version that (kinda) worksJean-Marc Valin
2023-06-16DRED: better namingJean-Marc Valin
2023-06-16removed debug codejbuethe
2023-06-16DRED: Decode variable number of framesJean-Marc Valin
2023-06-16DRED cleanup, support for variable number of framesJean-Marc Valin
2023-06-16DRED integration work in progressJean-Marc Valin
2023-06-16Minor cleanupJean-Marc Valin
2023-06-16DRED: Fix infinite loop on "impossible" symbolsJean-Marc Valin
2023-06-16Add missing #include "config.h"Jean-Marc Valin
2023-06-16added missing header fileJan Buethe
2023-06-16clean-upJan Buethe
2023-06-16added --enable-neural-fec option to configureJan Buethe
2023-06-16implemented DRED packet decoderJan Buethe
2023-06-16changed data types for r, dead_zone, quant_scale and p0 to opus_uint16Jan Buethe
2023-06-16added copyright headers to new filesJan Buethe
2023-06-16reduced buffer size for neural FEC packet encodingJan Buethe
2023-06-16addressed compiler warningsJan Buethe
2023-06-16fixed debug codeJan Buethe
2023-06-16finished encoder implementationJan Buethe
2023-06-16added dred encoder to silk encoderJan Buethe
2023-06-16updateJean-Marc Valin
2023-06-16WIP: Using LPCNet for PLCJean-Marc Valin
2023-04-19oops, avoid using a reserved identifierv1.4Jean-Marc Valin
2023-04-18Avoid "ISO C forbids an empty translation unit"Jean-Marc Valin
2022-09-06Fix typo in MacroDebug.h comment.Nathan E. Egge
2022-08-05Change pitch scaling behavior wrt nFramesPerPacketJean-Marc Valin
2022-07-24Smooth out the LBRR rate estimateJean-Marc Valin
2022-07-24More FEC tuning: lowering the LBRR bitrate a bitJean-Marc Valin
2022-07-24Re-tuning the use of LTP scalingJean-Marc Valin
2022-07-22More ubsan fixes for the debug macros themselvesJean-Marc Valin
2022-07-10Only build platform RTCD sources when enabled.Timothy B. Terriberry
2022-07-10Don't compile x86 cpu detection without RTCD.Timothy B. Terriberry
2022-07-10Make silk/x86 header indentation consistent.Timothy B. Terriberry
2022-07-09Fix C90-related warningsexp_warnings1Jean-Marc Valin
2022-07-06Silence GCC 11+ -Wmaybe-uninitialized warningsMark Harris
2022-07-06Avoid undefined behaviour within the debug macrosJean-Marc Valin
2022-07-06Fix some 16-bit overflows (using 32-bit macros)Jean-Marc Valin
2022-07-06Avoid left shifts of negative values in debug macrosJean-Marc Valin
2022-06-28Fixes valgrind failure caused by silk_find_pred_coefs_*()Jean-Marc Valin
2022-06-28Fixes wrap-around in silk_inner_prod16_sse4_1()Jean-Marc Valin
2022-03-08Update and re-enable SILK SSE4.1 optimisationsFrancis Quiers
2022-02-24Prevent int32 overflow when applying HARM FIR filter in NSQ.c by using a satu...Tom Denton
2021-03-03celt_lpc: avoid overflows when computing lpcs in fixed pointFelicia Lim
2020-10-28Add support for Meson build systemTim-Philipp Müller
2020-08-22Replace WIN32 with _WIN32 everywhereNirbheek Chauhan