Welcome to mirror list, hosted at ThFree Co, Russian Federation.

gitlab.xiph.org/xiph/opus.git - Unnamed repository; edit this file 'description' to name the repository.
summaryrefslogtreecommitdiff
path: root/src
AgeCommit message (Expand)Author
2023-12-14handle extensions in opus_repacketizer_out_range_implMichael Klingbeil
2023-12-06add extensions of the first frame of a multiframe packetMichael Klingbeil
2023-11-29Trying to fix/update meson buildJean-Marc Valin
2023-11-21Use SILK VBR when using CBR with DREDJean-Marc Valin
2023-11-16Adding RTCD for compute_activation()exp_dnn_rtcd6Jean-Marc Valin
2023-11-16Adding RTCD for DNN codeJean-Marc Valin
2023-11-07DRED code cleanupJean-Marc Valin
2023-10-30Don't try to use models that aren't loadedJean-Marc Valin
2023-10-30Don't use reserved identifiers for include guardsJean-Marc Valin
2023-10-21Removing more useless codeJean-Marc Valin
2023-10-21Stop using tansig_table.h (both copies)Jean-Marc Valin
2023-10-19Support OPUS_SET_COMPLEXITY() on decoder sideJean-Marc Valin
2023-10-19Simplifying the DRED/PLC codeJean-Marc Valin
2023-10-18Making the build possible without the modelsJean-Marc Valin
2023-10-15Rename ENABLE_NEURAL_FED to ENABLE_DREDJean-Marc Valin
2023-10-15Rename NEURAL_PLC to ENABLE_DEEP_PLCJean-Marc Valin
2023-10-15Fix PLC in opus_demo when DRED is not presentJean-Marc Valin
2023-09-21Handle the case where the initial state didn't fitJean-Marc Valin
2023-08-10Don't allocate DRED bits if we don't have enoughJean-Marc Valin
2023-08-10Making it easier to remove DRED experimental IDJean-Marc Valin
2023-07-28Switch RDO-VAE decoder to LinearLayerJean-Marc Valin
2023-07-13Implement allocation of the DRED bitsJean-Marc Valin
2023-07-13Fix a CELT encoder CBR corner caseJean-Marc Valin
2023-07-13Refactoring: simplifying CELT encoder settingsJean-Marc Valin
2023-07-13Reserve some bits for DREDJean-Marc Valin
2023-07-13Fix DRED failureJean-Marc Valin
2023-07-13Make hybrid CBR use VBR SILKJean-Marc Valin
2023-07-03Properly compute and use the DRED offset fieldJean-Marc Valin
2023-06-29Adjusting offsets to synthesize 10 ms at a timeJean-Marc Valin
2023-06-22misc fixesJean-Marc Valin
2023-06-22Update build for LPCNet mergeJean-Marc Valin
2023-06-20Add support the DRED in CELTJean-Marc Valin
2023-06-20Always use at least one DRED feature vectorJean-Marc Valin
2023-06-16Making DRED encoder run for CELT tooJean-Marc Valin
2023-06-16Fix non-DRED buildJean-Marc Valin
2023-06-16Add blob loading for DRED encoder and decoderJean-Marc Valin
2023-06-16Fix DRED for 10-ms framesJean-Marc Valin
2023-06-16Fix units for dred_offset in APIJean-Marc Valin
2023-06-16Handle DRED frames != 20 msJean-Marc Valin
2023-06-16Pull DRED encoding up to Opus layerJean-Marc Valin
2023-06-16Update RDOVAE model to blob formatJean-Marc Valin
2023-06-16Add blob loading support to decoderJean-Marc Valin
2023-06-16Reset PLC instead of reinitializingJean-Marc Valin
2023-06-16Move LPCNet PLC state to top-level decoderJean-Marc Valin
2023-06-16Cleanup (no change in behaviour)Jean-Marc Valin
2023-06-16Adding DRED garbage decoding testJean-Marc Valin
2023-06-16Fix whitespace errorsJean-Marc Valin
2023-06-16C90 fixesJean-Marc Valin
2023-06-16DRED API updateJean-Marc Valin
2023-06-16meson: fix build for lpcnet additionsTim-Philipp Müller
generated by cgit v1.2.3 (git 2.25.1) at 2024-06-26 03:26:01 +0300