Welcome to mirror list, hosted at ThFree Co, Russian Federation.

gitlab.xiph.org/xiph/opus.git - Unnamed repository; edit this file 'description' to name the repository.
summaryrefslogtreecommitdiff
path: root/celt
AgeCommit message (Expand)Author
2023-11-30Defining __SSEx__ macros when needed for MSVCJean-Marc Valin
2023-11-29Trying to fix/update meson buildJean-Marc Valin
2023-11-28Trying to use fma instructions when possibleJean-Marc Valin
2023-11-28Fixes for ARMv7/AArch32Jean-Marc Valin
2023-11-25Adding dotprod instruction to ARM rtcdJean-Marc Valin
2023-11-22Using the same condition for enabling rtcdJean-Marc Valin
2023-11-21Remove AVX pitch code for fixed-pointJean-Marc Valin
2023-11-21Speeding up transient_analysis()Jean-Marc Valin
2023-11-18Add rtcd support for celt_pitch_xcorr_avx2()Jean-Marc Valin
2023-11-18Fix non-RTCD case when SSE is not assumed presentJean-Marc Valin
2023-11-18Use celt_pitch_xcorr_avx2() when guaranteedJean-Marc Valin
2023-11-16Adding RTCD for DNN codeJean-Marc Valin
2023-11-03Fix silly bug in CELT Deep PLCJean-Marc Valin
2023-11-03Fix CELT PLC for single packet between lossesJean-Marc Valin
2023-10-30Don't try to use models that aren't loadedJean-Marc Valin
2023-10-30Don't use reserved identifiers for include guardsJean-Marc Valin
2023-10-27Fix CELT deep PLC bugsJean-Marc Valin
2023-10-19Support OPUS_SET_COMPLEXITY() on decoder sideJean-Marc Valin
2023-10-18Making the build possible without the modelsJean-Marc Valin
2023-10-15Rename ENABLE_NEURAL_FED to ENABLE_DREDJean-Marc Valin
2023-10-08Silencing alignment warnings on x86 intrinsicsJean-Marc Valin
2023-09-26Fixes stack overflow for some custom modesJean-Marc Valin
2023-07-13Fix a CELT encoder CBR corner caseJean-Marc Valin
2023-07-13Properly account for SILK bits in CELT CBR codeJean-Marc Valin
2023-07-01add undefs in mathops.h and remove OPUS_INLINE in vec_neon.hMichael Klingbeil
2023-06-22misc fixesJean-Marc Valin
2023-06-22Update build for LPCNet mergeJean-Marc Valin
2023-06-20Fix segfaultJean-Marc Valin
2023-06-20Add support the DRED in CELTJean-Marc Valin
2023-06-20Move PLC prefilter compensationJean-Marc Valin
2023-06-19Rename LPC_ORDER to CELT_LPC_ORDER to avoid clashJean-Marc Valin
2023-06-16Detect AVX/AVX2/FMA instead of just AVXJean-Marc Valin
2023-06-16AVX version of celt_pitch_xcorr()Jean-Marc Valin
2023-06-16Add missing include guards and config.hJean-Marc Valin
2023-06-16Fix encoder infinite loop when decay is too smallJean-Marc Valin
2023-06-16added some prototypes to header fileJan Buethe
2023-06-16More general Laplace encoderJean-Marc Valin
2023-01-18Make CELT FFT twiddle complex type alignedZheng Lv
2022-07-22Using saturating round to fix some wrap-aroundsJean-Marc Valin
2022-07-22Relaxing checks for MULT16_32_QX()Jean-Marc Valin
2022-07-15Fix NORM_ALIASING_HACKJean-Marc Valin
2022-07-13Silence MSVC C4244 warningMarcus Asteborg
2022-07-11Silence Clang 13+ null-pointer-subtraction warningMark Harris
2022-07-10Only build platform RTCD sources when enabled.Timothy B. Terriberry
2022-07-10Don't compile x86 cpu detection without RTCD.Timothy B. Terriberry
2022-07-09Fix C90-related warningsexp_warnings1Jean-Marc Valin
2022-07-08Fix uninitialized field on custom mode malloc failMark Harris
2022-07-06Fix warnings when compiling with FUZZING enabledJean-Marc Valin
2022-07-06Fix warning with --disable-rfc8251Jean-Marc Valin
2022-07-06Avoids incrementing uninitialized valuesJean-Marc Valin
generated by cgit v1.2.3 (git 2.25.1) at 2024-06-21 03:37:38 +0300