Welcome to mirror list, hosted at ThFree Co, Russian Federation.

github.com/llvm/llvm-project.git - Unnamed repository; edit this file 'description' to name the repository.
summaryrefslogtreecommitdiff
BranchCommit messageAuthorAge
boolean-counters-merge[InstrProf][WIP] Implement boolean counters in coverageGulfem Savrun Yeniceri21 months
dev/m_borsa/fix_asan_find_shadow_gapFix invalid gap found by FindAvailableMemoryRangeMariusz Borsa19 months
emscripten-libs-14.0.0Patches from emscripten 3.1.20Sam Clegg20 months
emscripten-libs-15.0.0Rebase of changed from emscripten-libs-13.0.0 onto llvmorg-14.0.0Sam Clegg20 months
main[VectorUtils] Skip interleave members with diff type and alloca sizes.Florian Hahn18 months
nvbug_3649947Port libunwind changesMichael Schellenberger Costa20 months
perf/daeDAEArthur Eubanks22 months
ps-build-doc[Docs] Update the public build documentationPeter Steinfeld21 months
release/12Revert "Add the ability to show when variables fails to be available when deb...Stella Stamenova20 months
release/15.xLink libclangBasic against libatomic when necessary.Sam James18 months
[...]
 
TagDownloadAuthorAge
llvmorg-15.0.4commit 5c68a1cb12...Tom Stellard18 months
llvmorg-15.0.3commit 4a2c05b05e...Tobias Hieta19 months
llvmorg-15.0.2commit 4bd3f37592...Tobias Hieta19 months
llvmorg-15.0.1commit b73d2c8c72...Tobias Hieta19 months
llvmorg-15.0.0commit 4ba6a9c9f6...Tobias Hieta20 months
llvmorg-15.0.0-rc3commit 3d3ef9d073...Tobias Hieta20 months
llvmorg-15.0.0-rc2commit 0fd385c1b0...Tobias Hieta21 months
llvmorg-15.0.0-rc1commit fd8fd9e51c...Tom Stellard21 months
llvmorg-16-initcommit 809855b56f...Tom Stellard21 months
llvmorg-14.0.6commit f28c006a58...Tom Stellard22 months
[...]
 
AgeCommit messageAuthor
2022-11-14[VectorUtils] Skip interleave members with diff type and alloca sizes.HEADmainFlorian Hahn
2022-11-14[clang][test] Avoid UB in overload.clArthur Eubanks
2022-11-13[Hexagon] Pass Hexagon::PC to InitializeHexagonMCRegisterInfoKrzysztof Parzyszek
2022-11-13[Hexagon] Remove unneeded HexagonRegisterInfo::getRARegisterKrzysztof Parzyszek
2022-11-13[Hexagon] Reduce the spill alignment for double/quad vector classesKrzysztof Parzyszek
2022-11-13[RISCV] Add BREV8 to hasAllWUsers in RISCVSExtWRemoval.Craig Topper
2022-11-13[RISCV] Add PACK/PACKH/PACKW to hasAllWUsers in RISCVSExtWRemoval.Craig Topper
2022-11-13[MLIR] Move JitRunner Options to header, pass to mlirTransformerRenato Golin
2022-11-13Move variable declarations out of #if guard, NFCKrzysztof Parzyszek
2022-11-13[SimpleLoopUnswitch] Forget SCEVs for replaced phis.Florian Hahn
[...]
 
Clone
https://mirror.thfree.ru/cgit/github.com/llvm/llvm-project.git